FPGA-Based High Performance AC Drives

(FPGA-basierte Drehstromantriebe hoher Leistungsfähigkeit)

Von der Fakultät für Elektrotechnik, Informatik und Mathematik
der Universität Paderborn

zur Erlangung des akademischen Grades
Doktor der Ingenieurwissenschaften (Dr.-Ing.)
gegenehmigte Dissertation
von
M.Sc. Shashidhar Mathapati

Erster Gutachter: Prof. Dr.-Ing. Joachim Böcker
Zweiter Gutachter: Prof. Dr.-Ing. Andreas Steimel

Tag der mündlichen Prüfung: 28.03.2011

Paderborn, den 07.07.2011

Diss. EIM-E/275
Dedicated to late Prof. V.T. Ranganathan and my brother late M.S. Kumar Swamy – Their short association taught me uncountable lessons.
Acknowledgements

I sincerely thank my advisor Prof. Dr.-Ing. Joachim Böcker for providing me with an opportunity to work in the field of Electrical Drives at the institute of Power Electronics and Electrical Drives (LEA) Paderborn University. I am grateful for his generous support, guidance and constructive engagement during the course of my stay at LEA.

I am grateful to Prof. Dr.-Ing. Andreas Steimel, head of the Institute for Electrical Power Engineering and Power Electronics, Bochum University being he accepted to be my co-advisor. My special thanks to him for his patient and very detailed corrections he suggested while preparing the manuscript.

I am indebted to give my special thanks to Dr.-Ing. Norbert Fröhleke for being instrumental in introducing and bringing me into the motivated and friendly LEA group.

I owe a great deal to my colleagues at LEA for the many enlightening interactions, which made my work possible and pleasant. In particular I am obliged to thank Mr. Schneider for his valuable discussions and support he gave me while composing project proposals, Mr. Romaus for all sorts of help he gave me during my stay in LEA, Mr. Knoke for his humble domestic help being office-met and Mrs. Rittner for her bureaucratic help.

I unfeignedly thankful to Mr. Lönneker, Mr. Specht, Mr. W. Peters, Mr. Huber, Mr. Figge, Mr. Grote, Mr. Dora, Mrs. Li, Mr. Schulte, Mr. Peter and Mr. Paradkar for their humble support in correcting my presentations, papers and manuscript.

I am truly grateful to Mr. Foth, Mr. Sielemann and Mr Glunz who helped me in many ways while working at my Laboratory test bench. My particular thanks are due to Mr. W. Peters and Mr. Schulz for developing the FPGA based control platform, on which most of my experiments are performed.

Paderborn, 28.03.2011
Shashidhar Mathapati
Abstract

The state-of-the-art inverter used in standard and servo AC drives has a control system with two processors. One of them is a microcontroller (MC), whose main job is to accomplish communication with the external world and the other is a DSP (digital signal processor) core, responsible to carry out faster current-control or torque loop. These two processors are memory-mapped for easy exchange of data. To accomplish control, current and rotor position of the motor are necessary to be acquired. To get these information for processing in the DSP, analog-to-digital converters (ADCs) and their associated interface for communication are essential. The interfaces are usually implemented using discrete ICs. The data converters (ADCs) are also external to the DSP; interfaced using serial communication. Design engineers in drives industry like to keep the system untouched for years, but unfortunately, modifications or upgrades in these discrete components or products push the engineers to modify their system. In order to accomplish these hardware modifications, the interfaces can be realized using re-programmable logic chips such as PLDs (programmable logic device). However, PLDs have a very limited range of flexibility and logic capabilities. The cost of the reprogrammable logic has reduced drastically in this decade and along with it the density of logic functions on chip has increased tremendously. These two factors helped the design engineers to think beyond these small interface logic circuits resulting in FPGA entering the field of drive controls. In the near future it is highly probable that FPGAs become the heart of inverter platform to run the control algorithms. The motivation for this thesis is based on utilizing the potential capabilities of FPGA optimally to address the open issues of drive control.

The control system running on a FPGA can easily be approximated as a continuous-time system, due to its very small execution time. Based on this approach in the thesis a special focus is given on analytical design procedure and performance enhancement of well-known AC motor-control schemes (FOC, ISC and DTC). Also the efficient realization of data acquisition systems based on ΔΣ-ADC, dynamically reconfigurable control for improving the drive performance and fault-tolerance capabilities are addressed.
Zusammenfassung


Ein Regelungssystem, das mit einem FPGA realisiert wird, kann aufgrund seiner schnellen Abarbeitungszeiten als ein zeitkontinuierliches System angesehen werden. Auf diesem Ansatz basierend wird in dieser Arbeit ein Schwerpunkt auf den analytischen Entwurf und die Eigenschaften bereits bekannter Regelverfahren für AC-Motoren (FOR, ISR und DTC) gelegt. Eine effiziente Umsetzung eines Datenerfassungssystems mit $\Delta\Sigma$-ADCs, eine dynamisch konfigurierbare Regelung für die Verbesserung der Antriebeigenschaften und die Fehlertoleranz des Systems werden ebenfalls betrachtet.
## Contents

### Abbreviations and Symbols

<table>
<thead>
<tr>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>XV</td>
</tr>
</tbody>
</table>

1. Motivation and Organization of Thesis

2. Basics of FPGA
   2.1 Memory types
      2.1.1 Non-volatile memory
      2.1.2 Volatile memory
   2.2 History of programmable logic
   2.3 Initial FPGA architecture
   2.4 New-age FPGA
      2.4.1 Security issues of IP
      2.4.2 Architecture
   2.5 Summary

3. Signal Processing Using FPGA
   3.1 State of the art
   3.2 Unique features of FPGA
   3.3 Generic FPGA design methodology
   3.4 Implementation of control algorithms on FPGA
      3.4.1 Bit-wise processing
      3.4.2 Word-wise processing
      3.4.3 Development tools
   3.5 Summary

4. Analog-to-Digital Conversion Using Delta-Sigma (ΔΣ) Modulator
   4.1 Principle of analog-to-digital conversion
      4.1.1 Basics of ADC
      4.1.2 Principle of oversampling
      4.1.3 Nonlinear behavior of ΔΣ modulator
   4.2 Digital filters for noise attenuation
      4.2.1 Cascaded integrator-comb filter
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.2.2 IIR filters</td>
<td>55</td>
</tr>
<tr>
<td>4.2.3 Filter specification</td>
<td>55</td>
</tr>
<tr>
<td>4.3 Implementation</td>
<td>57</td>
</tr>
<tr>
<td>4.3.1 CIC with second-order sine compensation</td>
<td>57</td>
</tr>
<tr>
<td>4.3.2 IIR filter</td>
<td>58</td>
</tr>
<tr>
<td>4.4 Experimental validation</td>
<td>61</td>
</tr>
<tr>
<td>4.5 Summary</td>
<td>65</td>
</tr>
<tr>
<td>5 Design of Pulse-Width-Modulation-based Motor Control on a FPGA</td>
<td>67</td>
</tr>
<tr>
<td>5.1 Field-oriented control</td>
<td>68</td>
</tr>
<tr>
<td>5.1.1 State-of-the-art FOC</td>
<td>69</td>
</tr>
<tr>
<td>5.1.2 Quasi-continuous control design</td>
<td>73</td>
</tr>
<tr>
<td>5.1.3 Implementation</td>
<td>82</td>
</tr>
<tr>
<td>5.1.4 Experimental validation</td>
<td>85</td>
</tr>
<tr>
<td>5.1.5 Summary</td>
<td>89</td>
</tr>
<tr>
<td>5.2 Indirect Stator-quantity Control</td>
<td>90</td>
</tr>
<tr>
<td>5.2.1 State-of-the-art ISC</td>
<td>90</td>
</tr>
<tr>
<td>5.2.2 Quasi-continuous control design</td>
<td>95</td>
</tr>
<tr>
<td>5.2.3 Implementation</td>
<td>101</td>
</tr>
<tr>
<td>5.2.4 Experimental validation</td>
<td>103</td>
</tr>
<tr>
<td>5.2.5 Summary</td>
<td>105</td>
</tr>
<tr>
<td>6 Design of Direct Torque Control on a FPGA</td>
<td>107</td>
</tr>
<tr>
<td>6.1 Introduction</td>
<td>107</td>
</tr>
<tr>
<td>6.2 Analytical analysis of DTC</td>
<td>109</td>
</tr>
<tr>
<td>6.2.1 Basics of DTC</td>
<td>109</td>
</tr>
<tr>
<td>6.2.2 Detailed insight of DTC</td>
<td>111</td>
</tr>
<tr>
<td>6.3 Implementation</td>
<td>123</td>
</tr>
<tr>
<td>6.4 Experimental validation</td>
<td>126</td>
</tr>
<tr>
<td>6.4.1 Comparison with PWM-based controls</td>
<td>129</td>
</tr>
<tr>
<td>6.5 Summary</td>
<td>131</td>
</tr>
<tr>
<td>7 Dynamically Reconfigurable Control Structures</td>
<td>133</td>
</tr>
<tr>
<td>7.1 Introduction</td>
<td>133</td>
</tr>
<tr>
<td>7.2 Dynamic reconfiguration between high-performance control schemes</td>
<td>137</td>
</tr>
</tbody>
</table>
Abbreviations and Symbols

Characterized by style of writing

\( i(t) \), \( u(t) \), etc. instantaneous values
\( \dot{i}(t) \), \( \dot{u}(t) \), etc. complex time-variable vectors
\( i^*(t) \), \( u^*(t) \), etc. time-variable references
\( \dot{i}(t) \), \( \dot{u}(t) \), etc. complex vectors in special coordinates
\( I(s) = L(i(t)) \) etc. Laplace transforms
\( I(z) = Z(i(t)) \) etc. “\( z \)” transforms

Symbols

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Variable</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C )</td>
<td>capacitance</td>
<td>F</td>
</tr>
<tr>
<td>( f )</td>
<td>frequency</td>
<td>Hz</td>
</tr>
<tr>
<td>( i )</td>
<td>current</td>
<td>A</td>
</tr>
<tr>
<td>( L )</td>
<td>inductance</td>
<td>H</td>
</tr>
<tr>
<td>( P_e )</td>
<td>noise spectral power</td>
<td>W</td>
</tr>
<tr>
<td>( R )</td>
<td>resistance</td>
<td>Ω</td>
</tr>
<tr>
<td>( T )</td>
<td>torque</td>
<td>Nm</td>
</tr>
<tr>
<td>( T_s )</td>
<td>sampling time</td>
<td>s</td>
</tr>
<tr>
<td>( u )</td>
<td>voltage</td>
<td>V</td>
</tr>
<tr>
<td>( \omega )</td>
<td>angular velocity</td>
<td>s(^{-1})</td>
</tr>
<tr>
<td>( \epsilon, \theta_s, \theta_r, \delta_T )</td>
<td>angular coordinates</td>
<td></td>
</tr>
<tr>
<td>( \tau )</td>
<td>time constant</td>
<td>s</td>
</tr>
<tr>
<td>( \psi )</td>
<td>flux linkage</td>
<td>Wb=Vs</td>
</tr>
<tr>
<td>( \propto )</td>
<td>proportional to</td>
<td></td>
</tr>
</tbody>
</table>

Indices

\( i_s \) stator current
\( i_r \) rotor current
\( i_{sd}, i_{sq} \) stator current components in \( d/q \) coordinates
\( i_{sx}, i_{sy} \) stator current components in \( x/y \) coordinates
\( \omega_{rs} \) mechanical speed
\( \omega_2 \) slip speed
Short-forms

ADC analog to digital converter
ASIC application specific integrated circuit
CIC cascaded integrator-comb
CLB configurable logic block
CMOS complimentary metal oxide semiconductor
CPLD complex PLD
DFOC direct field-oriented control
DSC direct self control
DSP digital signal processor
DTC direct torque control
e.g. for example
EMF electromotive force
ENOB effective number of bits
EPROM erasable programmable read only memory
E²PROM electrically erasable programmable read only memory
FIR finite impulse response
FPGA field programmable gate array
FOC field-oriented control
FTC fault-tolerant control
IIR infinite impulse response
IM induction machine
IP intellectual property
ISC indirect stator-quantity control
LC logic cell
LSB least significant bit
MAC multiply and accumulate
MC microcontroller
MSB most significant bit
OSR over sampling ratio
PI proportional-integral control
PLD programmable logic device
PMSM permanent-magnet synchronous machine
PWM/SVM pulse-width modulation/space-vector modulation
SAR successive approximation register
SRAM static read-only memory
SSI serial synchronous interface
S/H sample and hold
THD total harmonic distortion
viz. as follows
v/f voltage to frequency ratio
1 Motivation and Organization of Thesis

Electrical drives have an important role in electromechanical energy conversion, commonly employed in transportation, material handling and most industrial production processes. The increased user demand with respect to dynamic response, precision and flexibility forced by technological advancement and energy conservation call for enhanced control. During the period of the 1970s and 1980s, controlled electrical drives have explored rapid market share due to greater innovations in semiconductor and microelectronics industry in the form of efficient power-electronic devices and digital signal processors. Introduction of controlled solid-state power converters have renewed variable-speed AC motor drives, which are free from the drawbacks of mechanically commutated DC drives which dominated the market for more than a century. Control of AC motor drives has created new and difficult control problems, because the mechanically simpler AC machine is actually a complex control plant in comparison to the DC machine. The course of development of different types of AC motor control algorithms has contributed strongly to the field of control engineering.

Early days of variable-speed AC motor drives can be recorded back to the 1960s, supplied by variable-frequency inverters based on the silicon controlled rectifier (SCR). In that time the principle of speed control was based on steady-state considerations mostly limited to induction machine. The v/f (constant voltage to frequency ratio) control was one outcome and even today it is commonly used for the open-loop speed control of drives with low dynamic requirement. Along with that, another control technique was the slip-frequency control method, which was well known to yield better dynamics. This method was adopted in all high performance induction machine drives, until field-oriented control (FOC) became the industry’s standard for AC drives with dynamics equal to DC motor drives. Vector control or field-oriented control was one of the most important innovations in AC motor drives, forced researchers to think beyond limits, which consequently resulted in many new control schemes such as Direct Torque Control (DTC), Direct Self Control (DSC) etc..

The inverter which converts the DC voltage into variable-frequency AC voltage is the integral part of any AC drive system. The state-of-the-art inverter used in standard and servo AC drives has a structure similar to that shown in Fig. 1.1. From the block diagram it is understandable that the control system is made up of two processors. One of them is the microcontroller (MC), whose main job is to accomplish communication with the external world; this can be a simple display with keypad or a personal computer (PC) or a Fieldbus system (CAN, SERCOS-III or EtherCAT). It is also responsible for computing the slow-running control algorithms such as speed and flux control loops. The other processor is the DSP (digital signal processor) core, responsible to carry out the
faster current-control or torque loop. These two processors are memory-mapped for easy exchange of data. In order to incorporate control, current and rotor position of the motor are necessarily to be acquired. Motors usually are equipped with one of the following different types of position sensors: Incremental encoder, absolute encoder, resolver and \textit{sine/cosine} encoder. The first two sensors output is in digital form, the latter two are analog. Generally inverters are capable of interfacing these commonly used sensors. The power unit which is responsible for applying the pulse-width modulated (PWM) voltage to the motor is also equipped with sensors to measure the motor line currents and the DC-bus voltage of the inverter. In order to get the position, current and voltage information for the processing in the DSP, analog-to-digital converters (ADC) and their associated interface for communication are essential.

The DSP core and the front-end MC are mostly custom-made devices to meet individual requirements. There are some cases where an off-the-shelf product is being used directly from the chip manufacturers. The interfaces for data acquisition to accomplish closed-loop control are usually implemented using discrete ICs. The data converters (ADCs) are also external to the DSP, interfaced using serial communication. Design engineers in drives industry like to keep the system untouched for years, but unfortunately, modifications or changes are coming up in these discrete components or products due to the promotion of newer versions, older versions may become expensive or obsolete, hence push the engineer to modify their system. Such issues are commonly seen with position sensors, interfaces on ADCs and DSP/MC. Mostly, these modifications may require small changes, necessitating to replace discrete ICs used in interfacing or simple logic functions etc..

In order to accomplish these hardware modifications, the interfaces can be realized using re-programmable logic chips such as PLDs (programmable logic device). However, PLDs have a very limited range of flexibility and logic capabilities. The cost of the re-programmable logic has reduced drastically in this decade and along with it the density of logic functions on chip has increased tremendously. These two factors helped the de-

![Figure 1.1: Basic block schematic of state-of-the-art inverter](image-url)
sign engineers to think beyond these small interface logic circuits, the result of which is the FPGA entering into the field of drive controls. The FPGA (field programmable gate array) is the present-day popular re-programmable hardware logic. It offers greater flexibility from the logic complexity and development point of view. Due to falling prices for these hardware programmable logics, it makes sense to think of using them for more than the simple interface logic circuits. First thing is to include faster control loops to be computed by FPGAs, which implies that the control loops running in the DSP can now be realized in the FPGA. This will yield specific advantages to the controller, because the FPGAs offers true parallel processing capabilities, which eliminate the issue of the computational delay that is associated with the sequentially executing DSP.

At present there are two trends in industry to use FPGAs in inverter systems: One trend is that all interfaces required to incorporate closed-loop control have to be realized on a FPGA along with the DSP functionalities on the same FPGA, as shown in block schematic in Fig. 1.2(a). The other trend is the more ambitious approach, wherein the whole platform is replaced by a single FPGA chip as shown in Fig. 1.2(b). With today’s advanced logic development tools for the FPGAs it is simple to realize even the additional MC cores. For low-cost inverters, one may think of going for “soft cores” for the required MC cores. The IP (intellectual property) for soft cores is directly available from the FPGA manufacturers.

The configuration shown in Fig. 1.2(a) will facilitate a very easy migration at lower cost and time from the present system (Fig. 1.1). The second approach (Fig. 1.2(b)) may take more time and manpower initially, but has a greater advantage from the PCB point of view, because problems with routing between the control logic and MC for memory-mapping are completely avoided. Moreover, it is very simple to realize the mapping if both are on the same hardware, similar to multi-core controllers.

In the near future it is most probable that FPGAs are going to become the heart of inverter platform to run the control algorithms. The motivation for this thesis is based on the question of how to utilize the potential capabilities of FPGA optimally to address the open issues of drive control.

![Figure 1.2: FPGA based inverter system](image-url)
FPGAs in a broader spectrum are classified as memory. In order to understand the development which has happened in the field of memory and how they have been used for programmable logic, a brief survey is given in chapter 2. Historically, the first programmable logic which was used can be traced to simple memories such as the PROM (programmable read-only memory). The course of technological development of programmable logic, which emerged from simple PROMs to today’s advanced FPGA technology, is covered in this chapter. The initial FPGA architecture was very primitive and used only for simple “glue-logic” functions. This chapter also covers the evolution in the FPGA architecture to meet the high-end complex logic functionalities with the necessary speed. The present-day FPGA chips are more than just the programmable logic. They have embedded hardwired hardware units to support the variety of signal-processing requirement. As these devices became very advanced signal-processing and computing “power houses”, the big issue of IP (intellectual property) security has arisen. More details on these versatile new FPGAs regarding architecture and IP issues are also briefed in this chapter.

Algorithms used for control of electrical motors are multiplication and accumulation (MAC) intensive. Signal-processing of these algorithms with sequentially-executing processors is very well matured. Chapter 3 focuses on how the FPGAs capable of parallel processing can be utilized here for realizing these algorithms efficiently. FPGAs give greater liberty to the design engineer to develop his own approach of realizing the algorithms to meet the space, resource and timing requirements. This chapter also briefs the systematic generic design methodology of FPGAs.

Chapter 4 presents the idea to use 1-bit ADC instead of conventional multi-bit ADCs for the motor control. The 1-bit ADC is referred to a $\Delta\Sigma$ modulator, they are the simplest ADC from the construction and cheapest from the cost point of view. They are quite commonly used in signal-processing applications specific to speech processing. The $\Delta\Sigma$ ADC consists of two parts viz. modulator and filter; the modulator output is 1-bit data with a high rate in the range of tens of MHz. This data stream is not serial word; actually it is analog-converted equivalent 1-bit digital data along with high quantization noise. In order to remove the quantization noise, a low-pass filter working at the same date rate as the modulator is required. It is practically impossible to realize these filters on DSPs, but with FPGAs it is feasible because they can easily be operated at a much higher rate than the modulator. As this topic is new to the drives field, the theoretical background of modulators is covered in this chapter. Unlike conventional multi-bit ADCs, the parameters such as bandwidth and resolution for $\Delta\Sigma$ ADC can be controlled or programmed by an appropriate design of filters. Hence a special focus on investigating different types of filters is covered. Very popularly used SincK or CIC (cascaded integrator comb) filters are discussed together with compensation techniques, FIR (finite impulse response) and IIR (infinite impulse response) type filters are also discussed for possible application. Detailed performance comparison relevant to drives applications and their feasibility of FPGA implementation are presented with detailed experimental demonstration.

Chapter 5 presents the design criteria and procedures for the pulse-width modulation (PWM) controllers realized on a FPGA. PWM-based controls such as FOC and Indi-
rect Stator-quantity Control (ISC), also known as PWM-DTC, are usually realized on a DSP. The design principle is based on the well-known regular-sampled approach. With this state-of-the-art approach, the dead-time introduced by the computational delay and sampling restricts the achievable bandwidth of these controllers. But, in this approach the designer has the liberty to consider the PWM as a constant gain in control design. In contrast, the controllers realized on FPGAs have very small computational delay, which can be approximated close to continuous-time (quasi-continuous). A similar approximation of PWM as a constant gain allows to have infinite gain in the controller, implying infinite bandwidth. A constant gain PWM model in the control is thus no more a valid assumption for the quasi-continuous control. In order to address the criteria and the procedure for the quasi-continuous design, a detailed investigation is carried out, an analytical approach for the design is presented in this chapter. For the investigations, FOC and ISC for a permanent-magnet synchronous machine (PMSM) with surface-mounted magnets are considered. This chapter also emphasizes on how to achieve higher dynamics with these controls without increasing the inverter switching frequency.

Chapter 6 presents a strategy for optimal hysteresis-band selection of DTC. The strategy developed is based on the assumption of continuous-time control realization, which is true in case of FPGA-based implementations. The strategy is completely offline and analytical, to find out the adaptive hysteresis bands as a function of the operating point. The selected bands are referred to as optimal, because they ensure the inverter switching frequency to be constant, and they produce the minimum possible harmonic distortion in the motor currents throughout the operating region. In this chapter, a detailed comparison of dynamic performance of quasi-continuous PWM control (discussed in chapter 5) and quasi-continuous DTC is also covered.

Lastly, in chapter 7 it is outlined how the FPGA can be utilized efficiently to implement reconfigurable structures. Reconfigurable structures are commonly known in fault-tolerant control systems. In this chapter a generalized reconfigurable structure for electrical drives is presented. It consists of more than one control scheme and facilitates the dynamic change-over between the control schemes. The objective of such a reconfigurable structure is to enhance the control performance and the fault tolerance capability in the whole operating region. An additional supervisory system is essential for the identification of the fault to enable the reconfiguration. This chapter mainly emphasizes the generalized concept of dynamic reconfiguration and its experimental demonstration under worst possible operating conditions.
2 Basics of FPGA

Field programmable gate array (FPGA) as an integrated circuit (IC) contains large numbers of small configurable or programmable logic blocks (CLB) with programmable interconnection between them. The size of a FPGA is usually characterized by the number of CLBs on it. In broader spectrum, a FPGA is simply a storage element or memory. Depending on memory technology used during chip manufacturing, it can be one time programmable (OTP) or reprogrammed over and over again. To understand the fundamentals of FPGA, this chapter deals in brief with the different types of memory technology, followed by an history of field programmable technology development and initial and present-day architecture of FPGA. Some of the illustrative examples presented in this chapter are acquired from [CM2004].

2.1 Memory types

The chip with a “mechanism” that allows to configure or program it is usually referred to as memory. In principle all memory chips are once or many times programmable. Memories are classified as volatile and non-volatile systems, from the names understandable that in non-volatile memory stored information is never lost, while in volatile the information is lost in powered-off situation. The non-volatile and the volatile memories are also commonly known as read-only memory (ROM) and random-access memory (RAM), respectively.

2.1.1 Non-volatile memory

There are various techniques used to make ROMs, important ones among them are discussed below.

Fusiblelink: First memory technology that allowed the user to program a device was the Fusiblelink-type memory. This device is manufactured with all the links (fuses) in place. This can be understood with the simple example in Fig. 2.1(a). The shown scheme has two inputs with both logic states, in un-programmed condition all fuses are intact. To realize the logic function \( y = a \cdot \overline{b} \) [a AND NOT(b)], the corresponding fuses which are marked with dotted ellipses have to be blown. With this technology, the device can be one-time programmable (OTP) only, because once the fuse is blown it cannot be replaced, hence no re-programmability.

Antifuse: As an alternative to Fusiblelink technology, in Antifuse technology the unprogrammed device has all connections to input and output pins open, and imposes very
high impedance, as shown in Fig. 2.1(b). If one fuses the same as Fig. 2.1(a), in the Antifuse case which is shown in Fig. 2.1(b), the output logic becomes $y = \overline{a \cdot b}$ [NOT(a) AND b]. Similar to above, this technology is also one-time programmable (OTP). An Antifuse device uses amorphous silicon linkages between two metal plates. Under un-programmed condition these impose very high resistance in the range of hundreds of M$\Omega$. With programming a particular element, a link will grow by converting insulating amorphous silicon into a conducting polysilicon.

Both Fusiblelink and Antifuse technique have the permanent link after programming, i.e. it is non-volatile in nature, usually referred to as programmable read-only memory (PROM), generally represented as in Fig. 2.2(a). Normally a high signal on the row line makes the transistor on and pulls the column line to zero. To represent the column line as “high” in the programmed condition, the shown fuse has to be blown. Even though the first commercially launched PROM from Harris Semiconductors back in the 1970 was based on fuse-link, it has no scope in today’s memory systems due to its poor reliability. The blown fuses have the tendency of regrowing. While, in comparison the Antifuse technique is more rugged and still used in few memory applications.

**EPROM and E$^2$PROM:** To obtain re-programmable PROM devices, an alternative technology called erasable programmable read-only memory (EPROM) came into existence. First time this device was introduced by Intel Corporation in 1971. An EPROM transistor has the same basic transistor as shown in Fig. 2.2(a) with an addition of a second polysilicon floating gate, separated by a layer of oxide. In un-programmed condition, the floating gate is uncharged and hence does not effect the normal operation. To program, about 12 V is applied to the controlled gate and the drain terminal. This causes the hard turn-on of the transistor because the electrons force their way through the oxide layer to the floating gate. When the programming signal is removed, the negative charge remains on the floating gate. This charge is very stable and remains more than a decade in normal operating conditions. The stored charge on the floating gate distinguishes the cells which have been programmed from the un-programmed ones. That implies these cells can be used for storing data without a Fusiblelink or an Antifuse, shown in Fig. 2.2(b). In this case placing a row line (data word) will turn the transistor on and pulls the column line to zero.
2.1 Memory types

EPROM devices are considerably smaller and more efficient in silicon usage compared to fuse devices. The main advantage is that the device can be erased and re-programmed. An EPROM cell is erased by discharging the charge from the floating gate. The energy required to discharge is given by an external ultraviolet radiation. These devices have been supplied with ceramic or plastic packs with small quartz window open on the top. Usually after programming, this window is covered with an opaque covering to avoid the data loss.

![Figure 2.2: PROM and EPROM](image)

The main drawbacks of the EPROM have been the expensive quartz window and the longer time of erasing. In order to overcome these problems, electrically erasable PROM (E²PROM) have been introduced. They are similar to EPROM in principle, having a similar floating gate, but with a thinner oxide layer around them, and an additional transistor is used to erase the charge on the floating gate. Due to the additional transistor the space and the silicon consumption is almost double that of the EPROM. EPROM and E²PROM both were initially applied in the computer memory storage, but started later to be employed as a programmable logic device (PLD), becoming erasable PLD and electrically erasable PLD respectively.

**Flash:** The development of Flash Memory technology has its roots in EPROMs and E²PROMs. The name Flash has originally been given because of its high-speed erasable property compared to EPROMs. Devices based on Flash technology can have different architectures. Some have single floating-gate-type transistors like in EPROM with thinner oxide layer like in E²PROM. These devices can be electrically erasable, but only by clearing the whole device or most of it. Another architecture is based on two transistors like in a E²PROM, wherein it allows to erase and re-program the device word by word.

2.1.2 Volatile memory

There are two main versions of the semiconductor RAM, the dynamic RAM (DRAM) and the static RAM (SRAM). In case of DRAM, each cell is made of transistor-capacitor pairs, consuming very little silicon. A dynamic qualifier is used, because capacitors loose their charge with time, hence each cell has to be recharged periodically to make sure data is not lost. This process is known as “refreshing”, which is indeed complex and requires
additional circuitry. Especially with big storage devices, DRAM technology works out very cost effective. Yet the DRAM technology is not attractive for the programmable logic.

In case of SRAM devices, once a value is loaded it will not change unless the value itself is altered or power is turned off. A SRAM cell consists of multi transistors to drive the output control transistor. Depending on the storage information, the output transistor will be either “on” or “off”. One major disadvantage of a SRAM-based programmable device is that they consume a significant area of silicon, because these cells are made up of four to six transistors. Another disadvantage stems from the inherent volatile nature, as the data is lost with power-off situation, which implies that they require every time programming with power on. However, these devices can be programmed reasonably fast and as many times as required.

### 2.2 History of programmable logic

In order to get an idea of the way the FPGAs developed and the reason of their appearing in programmable logics, it is good to see them in context of other related semiconductor technologies. The approximated time-line of semiconductor technology is shown in Fig. 2.3. The blank portion of time-line bars in this illustration indicates the earliest appearance of these technologies, for one or the other reason they were not well received. E.g. Xilinx introduced FPGAs early in 1984, but they really did not make an impact till the early 1990s.

**Programmable logic devices (PLD):** First PLDs came in the year 1970 in the form of PROMs and were rather simple. It was only late in the 1970s that significantly more complex versions became available. In order to distinguish them from their less sophisticated ancestors (which are still found to be used these days), these new devices are referred to as complex PLD (CPLD). Subsequently it became common practice to refer the original and less complex versions as simple-PLDs (SPLDs). The classifying structure of PLDs is shown in Fig. 2.4.

![Semiconductor technology time-line](image.png)

**Figure 2.3:** Semiconductor technology time-line
2.2 History of programmable logic

**PROMs:** First of the simple PLDs were PROMs; they consist of fixed AND arrays and programmable OR arrays. A simple three-input and three-output PROM is shown in Fig. 2.5. The programmable link in the OR array can be realized as Fusablelink or as an EPROM/E²PROM cell with respective device types. PROMs were originally intended to be used as computer memories to store data and programs. However, the industry was successful to use them as programmable logic. In fact PROMs can be used to implement any kind of combinational logic circuits. The simple realization of a combinational logic is depicted in the form of look-up-table (LUT) and its realization on a PROM is shown in Fig. 2.6. First, the LUT is formed for the logic outputs \( x = a \cdot b, \quad y = a \cdot \overline{b}, \quad \text{and} \quad z = a \oplus b \), later the corresponding fuses were blown in the OR array, pictorially seen in Fig. 2.6.

In logical terms, AND is known as the logical product (\( \cdot \)), and OR as the logical addition (+). PROMs are very useful for realizing a combinational logic with a large number of product terms, but they can support only few inputs, because each input is decoded and used; one can learn this easily from Fig. 2.6.

**PLAs:** In order to address the issues of PROMs, the next evolutionary step-up in PLDs was the programmable logic array (PLA). This device came into market around 1975, and was the most user compatible because both AND and OR arrays were programmable. Unlike PROMs, in PLAs the number of AND functions in the AND array is independent from the number of inputs of the device. For fact, PLAs never achieved any significant level of market presence even after vendors experimented with many variants. PLAs were useful for large designs, but signals take relatively long time to pass through in comparison to PROMs. It is understandable that the longer process time is due to both their AND and OR arrays being programmable.
To overcome the speed limitations of PLAs, a new device called programmable array logic (PAL) came into picture. Conceptually, PALs were the exact opposite of PROMs, because it has a programmable AND array and a fixed OR array. Due to single array programmability, processing was faster. However, they were limited from the logic capabilities, as only a limited number of product terms can be OR-connected together.

An important fact related to electronics is that everyone wants an increase in terms of functionality, capability, and a decrease in size and price. In the early 1980s, more sophisticated PLDs came into existence as complex PLDs (CPLD). Monolithic Memories Inc. introduced a device called Mega-PAL which is an interconnection of four PALs. Unfortunately Mega-PAL’s power consumption was disproportionate to its size, and it did not give any special advantage over connecting four PALs independently. Later in 1984 Altera corporation came up with a CPLD, which was based on a combination of CMOS and EPROM technology. With CMOS, Altera was able to achieve the high functional density and complexity with less power consumption. Being implemented using EPROM transistors, re-programmability was inherent, making them ideal for the use in development and prototyping environment.

Altera also focused on reducing the size and the power consumption of the device. In order to do this, the interconnection network linking the individual SPLD (PAL) made smaller compared to the network bus. Based on this concept, Altera was able to keep speed, cost, power consumption and size of the device scalable. Although different CPLD manufacturers have their own architecture, a generic CPLD device consists of a number of SPLD blocks (typical PAL) sharing a common interconnection network as shown in Fig. 2.7. Depending on the capability of the individual SPLD blocks, the number of signals from the interconnection network is reduced using a programmable multiplexer. Depending on the manufacturer and the device family, CPLD-programmable switches can be realized based on EPROM, E2PROM, FLASH or SRAM cells.
2.3 Initial FPGA architecture

ASIC: Application-specific integrated circuit (ASIC) is a programmable integrated circuit meant for a specific and customized application instead for general purpose. There are four main classes of ASICs. They can be classified according to the complexity as gate arrays, structured ASICs, standard cell devices and full-custom chips.

In the case of full-custom devices, design engineers have the complete control over every mask layer used to fabricate the silicon chip. Design tools used for these full-custom devices are often created in-house by the engineers themselves. The process of design of full-custom devices is highly complex and time-consuming, but the resulting chips contain the maximum amount of logic with minimal waste of silicon and very low power consumption.

In order to address the complex design process, gate array, standard cells and very recently structured ASICs came into existence. Among them the most sophisticated is the structured ASIC, in this the logic mask layers of the device are predefined by the manufacturer. The logic is realized by customizing these metal layers which basically create the custom connection between pre-defined bottom-layer logic elements. This technology is believed to bridge the gap between programmable logic and ASIC designs. Because only a very small amount of layers has to be customized and power, clock and test routines are predefined, hence the development time is reduced further.

2.3 Initial FPGA architecture

Around the early 1980s it was clearly visible that there is a gap in the digital IC product lines. On one side, there were programmable devices like SPLDs and CPLDs, which were highly configurable and had fast design and modification times, but which could not support large or complex functions. At the other end of the spectrum were ASICs, which could support extremely large and complex functions, but were very expensive and time-consuming to design. Furthermore, once a design had been implemented on an ASIC it was effectively frozen in silicon. In order to address this gap, Xilinx developed a new class of ICs called FPGA, made available in the market in the year 1984. The first FPGAs were based on CMOS and used SRAM cells for configuration purposes. Although these early devices were comparatively simple and offered relatively few gates by today’s standards, many aspects of their architecture are still employed today. The early devices were based
on the concept of a programmable logic block, which comprised a 3-input lookup table (LUT), a register that could act as a flip-flop or a latch and a multiplexer. Fig. 2.8 shows a very simple programmable logic block, each FPGA contains large number of these blocks. By means of SRAM programming cells, each logic block in the device could be configured to perform a different function. Each register could be configured to initialize containing a logic 0 or a logic 1 and to act as a flip-flop or a latch. If the flip-flop option was selected, the register could be configured to be triggered by a positive- or a negative-going clock (the clock signal was common to all of the logic blocks). The multiplexer feeding the flip-flop can be configured to accept the output of the LUT or a separate input to the logic block. The LUT can be configured to represent any 3-input logical function.

The FPGA comprises a large number of these programmable logic blocks surrounded by a number of programmable interconnects shown in Fig. 2.9, which is an abstract representation of a FPGA. In reality, all transistors and interconnects are implemented on the same piece of silicon using standard IC creation technique. The device also includes primary I/O pins and pads. With help of its own SRAM cells, the interconnects could be programmed such that the primary inputs of the device were connected to the inputs of one or more programmable logic blocks, and the outputs from any logic block could be used to drive the inputs of any other logic block.

With this novel architecture, FPGAs successfully bridged the gap between PLDs and ASICs. On one hand, they were highly configurable and had the fast design and modification times associated with PLDs, and on the other hand they can be used to implement large and complex functions that had previously been the exclusive domain of ASICs.
2.4 New-age FPGA

Today, the majority of FPGAs is based on SRAM configuration cells. That implies the device can be programmed and re-programmed. The main advantage of these devices is that they are in the forefront of technology. The companies specialized in memory devices are expanding their research and development (R&D) in CMOS techniques. The SRAM cells are created exactly using the same CMOS technology, so no special processing steps are required to produce these devices. One important disadvantage with the SRAM devices is, for each time “power on” the device has to be programmed. This requires the use of an external memory to store the configuration data, which adds cost and space.

2.4.1 Security issues of IP

Protection of intellectual property (IP) in the FPGA device is an important topic of interest from the industrial revenue point of view. A FPGA design can take several months to develop; if it is not protected adequately, it will be stolen in no time. Protecting IP means preserving competition and protecting the investments.

Decision about which type of FPGA to use is a critical question in the overall system protection. Different types of FPGAs provide a variety of security levels, but in general non-volatile Antifuse and Flash devices are more secure compared to volatile SRAM-based devices. This is because SRAM devices require an external configuration memory to store the bit-file (configuration file), on power-up the bit-file is transferred to the FPGA for the logic configuration. In an unprotected application, it is very simple to copy the content of the external memory, enabling the proprietary IP to be cloned. Hence at the basic level without any additional protection measures, the nonvolatile devices are more secure than the volatile ones.

SRAM-based device: Along with the non-volatile characteristic of SRAM devices they also lack in providing appropriate security for the IP. This is because the configuration file which is used to program the device is kept in the external memory. Currently there are no commercially available tools which can make the schematic out of these configuration files. Understanding and extracting the logic from the configuration file is not a simple and easy task, but not beyond the bound of possibility. If the design is highly profitable, there are companies who are willing to replicate the IP. The main issue is not only stealing the IP by “reverse engineering”, it is beyond that: Cloning the whole design or circuit board.

Recognizing this, some of today’s FPGA manufacturers have implemented support for bitstream encryption for SRAM-based devices. For these devices, the bitstream can be encrypted using a triple data encryption standard (3DES) or comparable algorithms and stored in an external memory. The encryption key is loaded on to a special SRAM-based register in the FPGA via the JTAG port. In conjunction with some associated logic, the key allows the decryption of the incoming encrypted configuration bitstream.
from the memory into the FPGA. The decrypted bitstream is mapped onto the FPGA. The process of loading the encryption file automatically disables the FPGAs read-back capability. While this makes impossible for all except the most sophisticated hackers stealing and cloning the IP. The main drawback of this scheme is that you require a battery back-up on the circuit board to maintain the content of the encryption key on the FPGA. This battery will have decades of life-time, because it needs only to maintain a single register. But it adds up to the size, complexity and cost of the board.

**Antifuse-based device**: Antifuse FPGAs are programmed off-line using a special device programmer. The configuration file commonly known as fuse-map file is first loaded to the device programmer and the programmer will decide which are the fuses to be programmed. Further, the programmer sends commands to the FPGA for mapping the logic. This is a very basic difference to Antifuse and other variants of FPGA technologies, as they use a bitstream for mapping. The inherent nonvolatile nature of these devices makes them ready to use as the system is powered. Following from their non-volatility, these devices do not require an external memory to store the configuration data, which saves space on board and the cost for the additional device. One more very important advantage of these devices is that the interconnect structure is naturally immune to radiation (rad hard). This is of particular interest for military and aerospace applications. With Antifuse FPGAs all of the “intelligence” is in the programmer, not in the device, so no programming file (or bitstream) is readable from the device. This makes Antifuse FPGAs immune to cloning and also do security fuses, once programmed, disable the probe and the programming interface on the device, hence further protecting against hackers. From a practical perspective, Antifuse devices are impossible to clone. Designs developed by industry and government requiring the highest degree of IP protection are usually developed with Antifuse devices.

**E²PROM/FLASH-based device**: As no one produces EPROM-based FPGAs today, we will restrict our discussion to E²PROM/Flash devices. Flash FPGAs offer all the IP protection provided by Antifuse devices in terms of non-volatility and, having all memory on-chip, are secured when locked. With a flash device, the application designer writes the configuration bitstream into the device during manufacturing of the application and then locks it the part, increasing the IP security of flash devices, because the configuration bitstream is never exposed or available outside of the device where it can be obtained and cloned. Unlike Antifuse devices, a flash FPGA contains the configuration bitstream, so if the bitstream can be extracted from the part, the proprietary IP can be cloned. As a result, flash FPGA manufacturers provide several levels of security locking circuits to protect the proprietary content in the device. When a flash FPGA is locked, functions such as device read, write, verify and erase are disabled. Unlike Antifuse, FLASH devices allows re-programmability, in some applications this capability is highly desirable, but it is in conflict with the ability to configure the device and then lock it to protect the IP. To accommodate re-programmability and still enable the application designer to lock a flash device, the first level of locking works via an user-defined key that the designer uses to
lock or unlock the device. Table 2.1 gives the summary and comparison of the different FPGA process technologies.

### 2.4.2 Architecture

It is very common to categorize FPGAs as being either fine-grained or coarse-grained devices. In order to understand what this means, we need to remember the main feature that distinguishes FPGAs from other devices, i.e. they consist of large numbers of relatively simple programmable logic blocks with programmable interconnections. In case of fine-grained architecture, each logic block can be used to implement only a very simple function. E.g. it might be the block to act as any 3-input function, such as a primitive logic gate (AND, OR, NAND, etc.) or a storage element.

In addition to implementing glue logic and state machines, fine-grained architectures are said to be efficient when executing systolic algorithms. These architectures are also said to offer some advantages with regard to traditional logic synthesis technology, which is more like fine-grained ASIC architectures. The middle 1990s saw a lot of interest in fine-grained FPGA architectures, but over time the vast majority faded away, leaving only the coarse-grained devices. In the case of a coarse-grained architecture, each logic block contains a relatively large amount of logic, compared to the fine-grained devices. For example, a logic block might contain four 4-input LUTs, four multiplexers, four D-type flip-flops and some fast carry logic.

An important consideration with regard to architectural granularity is that fine-grained implementations require a relatively large number of connections into and out of each block, compared to the amount of functionality that can be supported by those blocks.

**Table 2.1: Comparison of FPGA process technologies**

<table>
<thead>
<tr>
<th>Technology</th>
<th>SRAM</th>
<th>E²PROM/Flash</th>
<th>Antifuse</th>
</tr>
</thead>
<tbody>
<tr>
<td>Re-programmable</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Programming speed</td>
<td>Fast</td>
<td>3X slower</td>
<td>–</td>
</tr>
<tr>
<td></td>
<td></td>
<td>to SRAM</td>
<td></td>
</tr>
<tr>
<td>Volatile</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>External configuration</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Prototyping purpose</td>
<td>Very good</td>
<td>Reasonable</td>
<td>No</td>
</tr>
<tr>
<td>Instant on</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>IP Protection level</td>
<td>good</td>
<td>Very good</td>
<td>Very good</td>
</tr>
<tr>
<td>Size of configuration cell</td>
<td>Large</td>
<td>Medium</td>
<td>Very small</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>Medium</td>
<td>Low</td>
<td>Medium</td>
</tr>
<tr>
<td>Susceptibility to hard radiation</td>
<td>Unprotected</td>
<td>Unprotected</td>
<td>Protected</td>
</tr>
</tbody>
</table>
As the granularity of the blocks increases to medium-grained and higher, the amount of connections into the blocks decreases compared to the amount of functionality they can support. This is important because the programmable interconnect accounts for the delays associated with signals as they propagate through. There are two fundamental variants of the programmable logic blocks used to form the medium-grained architectures: MUX-based blocks.

**MUX-based:** As an example of a MUX-based approach, consider a function \( y = (a \cdot b) + \overline{c} \), which can be implemented using only multiplexers as shown in Fig. 2.10. The device can be programmed such that each input to the block is presented with a logic 0 or 1, or the input signals (a, b, or c in this case) or coming from another block. This allows each block to be configured in many different ways, to incorporate the function.

**LUT-based:** The concept with LUT-based design is simpler, a group of input signals is used as index to a look-up-table. The content of the table is arranged such that the cell pointed by each input combination contains the desired value. For understanding, let’s consider the same case as discussed for the MUX-based design. This is achieved with the 3-input LUT with the appropriate values evaluated from the truth table. One can consider the LUT being formed from SRAM cells (could be done as well with the other techniques Antifuse/EPROM/E²PROM/FLASH). The common practice is to use the inputs to select the desired SRAM cell using cascaded gates for the transmission. Fig. 2.11 is self explanatory for the LUT logic function. If the transmission gate is enabled, the signal seen on its input passes through to its output. If the gate is disabled, its output is electrically disconnected from the wire it is driving. The transmission-gate symbol shown with a small circle (commonly known as “bubble”) indicates that these gates are activated with the logic zero, symbols without bubble indicate that these gates are activated by a logic one.

During the initial days, engineers used to design their logic circuits in a “handicraft” manner, unlike today’s sophisticated CAD tools. Some of those engineers always claimed that MUX-based designs were the best suited to realize; however there was no conclusive reason given for it. The MUX-based architectures do not provide the high-speed carry logic chains which are very important to realize the arithmetic operations, in which the

![Figure 2.10: Logic realization using multiplexer (MUX)](image-url)
LUT-based counterparts are far ahead. Throughout much of 1990s, FPGAs were widely used in the telecommunication and networking markets. Both the applications involved a lot of data processing, wherein the LUT-based architectures were more suitable. Furthermore, as designs grew larger and synthesis technology improved with sophistication, handicraft circuits became a thing of the past; as a result, the majority of today’s FPGAs has only LUT-based architectures.

The unique thing about a n-input LUT is that it can implement any possible n-input combinational logic function. Adding more inputs allows you to represent more complex functions, but every addition of a single bit requires two additional SRAM cells. FPGA manufacturers and the universities have done lot of research to find out the optimum bits for the LUT in CLBs. Till early 2000, the FPGAs with 4-input-LUT-based architecture was thought to be optimal, now very recently Xilinx has come up with 6-input-LUT-based architecture claiming to be “more” optimum. It seems that it is not only the bits of the LUT, also relevant is how these basic logic blocks are utilized to realize the number of functionalities such as logic, arithmetic and memory functions.

In a SRAM-based FPGA, the n-bit LUT is made of $2^n$ SRAM cells. These SRAM cells offer a number of interesting possibilities. In addition to their primary role as LUT, they can also be used as a small block of RAM (16 cells forming a 4-bit LUT can be used as a 16X1 RAM). It is commonly referred to as distributed RAM, because LUTs are distributed throughout the surface. Another possibility of these cells is that they can be stringed together in a long chain to make them operate as shift registers (SR). Hence the LUT is multifaceted, as shown in Fig. 2.12.

**Configurable blocks:** In order to have the most efficient realization of logic, the configurable blocks do not only consist of LUTs, in addition they also have multiplexer and register. A pity for the FPGA is each vendor has his own names and terminology for his
architectural components. Xilinx and Altera are giants as FPGA vendors, hence in this section only their products terminologies are used.

Formally, the very basic configurable block of Xilinx-based FPGA is called logic cell (LC), which usually consists of a 4-input LUT; it can also be configured as 16X1 RAM or 16-bit SR, a multiplexer and a register. Two LC use to make a Slice and four Slices together a configurable logic block (CLB). The present architecture of the CLB has evolved from this basic construct and the recent devices such as Spartan-6 and Vertex-6 are based on 6-input LUTs. Consisting of two Slice per CLB and four 6-input LUT and 8-FF per Slice, in total each CLB has 16 LUT and 32 FFs. The Slices are arranged in two columns for every CLB column. For the efficient mapping, these devices also come with slightly modified Slices to suit for memory and logic operations. Fig. 2.13 shows a simplified version of a CLB; it also consists of some special carry logic for use in memory and arithmetic operations (CIN and COUT). The Slices within the CLB are not communicating in-between themselves, instead they are directly connected to the Switch Matrix.

From the architectural point, a logic element (LE) is the basic building block of Altera’s FPGA which also has a similar structure as discussed above. Indeed there exists a lot of differences when discussed at deeper level, but the overall structure shows the resemblance to a LC. Altera’s configurable block is called logic array block (LAB) consisting of 16 LEs based on 4-input LUT architecture.
**Embedded RAMs:** A lot of applications require the use of memory, hence FPGAs come with large chunks of embedded RAM. They are also known as e-RAM or block-RAM. Depending on the type of device, the block-RAM size can be anything between a few thousands to tens of thousands of bits. Further, a device can contain tens to a few hundreds of these blocks. These blocks can be used independently or can be combined together, to use it as a big memory. They can be used in a variety of purposes, a single-port or a dual-port RAM, first-in-first-out (FIFO), state machine, and so forth.

**Embedded multipliers:** Functions like multiplication, realized by connecting a number of CLBs, makes the process very slow. As this function is required by most applications, many FPGA manufacturers provide hardwired multipliers blocks. They are placed very adjacent to the embedded RAM blocks. In some of the advanced and expensive FPGAs the dedicated adder comes along with this embedded multiplier to provide the complete MAC (multiply-and-accumulate) functionality. MAC is one of the most important operations in digital signal-processing applications. The name is self-explanatory, it multiplies two numbers and adds the output to the running total stored in the register (accumulator). If the vendor does not provide the hardwired MAC blocks, which is the case in most low-end FPGAs, it is neither very difficult to realize the adder nor the accumulator function using CLBs.

**Embedded processors:** Any digital design can be realized either in software or in hardware, but one of the criteria to choose the method is the timing constraints. If the design with nano-second logic (loop time of few ns) has to run at very high speed, then it is mandatory to use a hardware such as ASIC or FPGA. For the microsecond logics, which is reasonably fast, either FPGA or DSP can be chosen; but from the cost effectiveness, FPGA will take the lead. Finally, millisecond logic considered to be slow-running logic can be accomplished by microprocessors. They suit better these jobs because they are slow in comparison to hardware, but can perform very lengthy and complex logics easily. Truly, as the majority of the designs need microprocessors in order to meet these requirements, hence FPGA vendors have introduced hardwired embedded processors, one or more in their high-end FPGAs. They are referred to as microprocessor cores. The main motivation in providing the cores on the chip is to move all the jobs which are done by the external processor to the FPGA. This provides not only the advantage of doing all things on one chip, but also eliminates large number of tracks, pads and pins on board, and hence makes the board lighter and compact.

**Hardwired cores:** The hardwired cores are embedded into the chip as separate blocks. There are two approaches used to integrate them into the FPGA. The first method is called strip core, wherein the processor and the associated memories, peripherals etc. will be placed in a strip on one side of the FPGA. This can be done on a single chip or can also be made on two chips and packaged as a multi-chip module (MCM). The main FPGA will not have any modifications, it has the additional blocks of embedded RAM, multipliers etc. as it is. One very important advantage with this strip processor is that the FPGA fabric is unaltered and hence it is easy to use the design tools for the engineers. An alternative approach is to embed the core/cores directly into the main FPGA. Similar
to the previous, here the FPGA fabric will have the block RAM, multiplier etc as it is, but the microprocessor core will be allowed to use e.g. a RAM block for the memory and CLBs for realizing the peripherals. It is indeed claimed that this scheme gives the greater advantage in the speed having the microprocessor core in the close proximity to the FPGA fabric, at the cost of the more complex design for the engineer.

**Soft cores:** In contrast to the embedded cores which are physically within the FPGA, it is also possible to configure few CLBs to work as microprocessor, known as soft core. Soft cores are simpler and slower in comparison with hard-core counterparts. However they have the advantage that the core will be realized only if the design needs it.

**Clock tree and clock manager:** The structure of the clock tree is designed to ensure that all the FF see the clock simultaneously. If it is distributed as a single-line track driving all the FF instead of supplying the clock as a tree, then the nearest FF to the clock pin will see the clock sooner than the last FF, usually referred as skew, which will introduce all unwanted timing issues. It does not mean that with the tree structure FPGA is free of skew, here also exists a certain amount. The clock tree is made of special tracks and it is different from the general-purpose interconnections between the CLBs. The external clock is not directly connected to the clock tree on the FPGA, it is diverted through the clock manager which generates a number of daughter clocks. These clocks are used to drive the internal tree and the external output pins as well when it is necessary. The different FPGA families have different types of clock managers to support one or all these functionalities: Removing the jitter, frequency synthesis, phase shifting and auto skew correction.

**Input/output pins:** Today’s FPGA packages easily can have more than few hundreds of pins. They are divided into set of bundles around the periphery to configure them for the different standard requirements by the application. Each bank of I/O pins can be configured to different input/output standards (standard refers to the electrical aspect of the logic “0” and “1” voltage levels). To avoid the “bounce back” of the signal due to the sharp rise of the signal, appropriate termination with external resistors use to be in practice. With the present-day FPGAs with hundreds of I/O pins, this is not feasible, hence internal terminating resistors are provided which can be configured by the user depending on the environment and the standard requirement.

## 2.5 Summary

The evolution of programmable logic from the very basic memory-device PROM to today’s advanced FPGA is presented in this chapter. Briefly the basics of different types of memory are explained, and how “in olden days” the simple combinational logic was realized using these simple devices is presented with illustrative examples. It is reviewed how FPGAs are capable to meet today’s severe security requirements in industry by their variety of manufacturing techniques. Finally the details of present-day FPGA architecture with very advanced embedded features are also covered.
3 Signal Processing Using FPGA

In the previous chapter fundamentals, history and architectural details of FPGA were covered. How one can utilize these generic components optimally for a signal-processing application will be seen in this chapter. The chapter mainly emphasizes the generic design methodology and development tools of FPGA and different approaches for logic implementation in FPGA.

Signal processing deals with representation, transformation and manipulation of signals and the information they contain. Before the year 1960, signal processing was mostly linked to continuous-time analog technology. Revolution in digital computers and microprocessors together with some important theoretical advancements resulted in a major shift from the analog to the digital signal-processing. Historically analog chip design was seen to be consuming lower die size compared to a digital chip. But with the present scenario, the noise associated with sub-micrometer design, the digital design can much densely be integrated than the analog design. It is believed that two events accelerated the growth of digital signal-processing technology. One is the invention by Cooley and Tuckey in 1965 [CT1965] of an efficient algorithm to compute the Discrete Fourier Transform (DFT) and the other being the introduction of the programmable Digital Signal Processor (DSP) in the late 1970s. Nowadays most of the signal-processing applications in engineering are performed using a DSP. Specific applications related to electrical engineering are in filtering, speech processing, audio processing, image processing, information systems such as voice mail, fax, etc., control engineering, instrumentation to name a few. DSPs have tremendous success in the last two decades for the signal-processing. They are based on the Reduced Instruction Set Computer (RISC) paradigm with an architecture consisting of at least one fast array multiplier with an extended word-width accumulator. The advantage of these processor comes from the application, because most of them (including electrical drive control applications) are multiplication and accumulation (MAC) intensive.

3.1 State of the art

The success of DSP in the control and automation industry is also due to the fast development in very large-scale integration (VLSI) technology and the electronic design automation (EDA) tools. Nowadays, the design engineer is using modern EDA tools to create, simulate, and verify a design before going for the final testing. This will help the design engineer to evaluate complex systems with ease and confidence and shorten the development time. The feature of programmability for industrial control application is
very important, specifically true in software solutions based on microprocessors or DSPs. The present trend is in hardware programmable technology such as FPGA which is considered over DSP as an alternative to enhance the overall system performance and system flexibility. Indeed, these generic components are attractive with true parallel processing capabilities with low-cost of development. Hence more and more FPGAs are being employed in the signal-processing application. Commonly popular applications over years in telecommunications and image processing industries which demand high speed data processing are met very efficiently with a FPGA. In recent times FPGAs are finding applications in the area of medical electronics, defense embedded systems, automotive and industrial control to name a few. For a detailed survey please refer to [MC2007].

3.2 Unique features of FPGA

With the introduction of FPGAs into control platforms, it is possible to lower the development cost, to meet the urging security issues, and to have true parallel processing and reconfigurability, which are very attractive from the industrial product point of view. Some of these important issues are summarized below.

- **Cost reduction:** The development cost is of great interest for the serial producing companies. It is possible to reduce the cost with FPGAs because,
  
  - depending on the requirement of the application, a specific architecture can be used, resulting in significant reduction of the development time,
  
  - it is possible to integrate as many components as possible on a single chip including the possibility to integrate analog parts (System-on-a-Chip (SoC)).

- **Product Security:** This is one of the very important issues for industry and is directly related to the revenue generated by the product. It is of great concern to protect the product Intellectual Property (IP). The FPGAs provide different levels of protection to meet the requirements of IP.

- **Stringent constraints:** Embedded systems for avionics and defense applications impose stringent constraints like limited power consumption, thermal considerations and radiation resistance, which can be easily met with the FPGAs.

- **Reconfiguration:** A FPGA-based controller can be adapted in runtime to the needs of the plant by dynamic reconfiguration.

- **Parallel processing:** The control execution time of a FPGA can be drastically reduced by designing a dedicated parallel architecture, which makes it possible to reach the level of performance of an analog circuit without drawbacks. More generalized discussion on this issue is given below.
The computation time of an algorithm on a DSP is mainly decided by the processor clock, the number of useful operations performed within the clock and the length of the algorithm. An increase in the computational time will in turn affect the performance characteristics of a process. In order to enhance the quality of process by hard real-time processing, either one has to go for a high-speed DSP or several parallel processors. High-speed DSP core realization is limited by the clock frequency due to the higher loss and silicon processing. Parallel processing or computation refers to the execution of tasks in parallel (sharing), which is accomplished by usage of multiple DSP cores. The task sharing is not that straightforward and it requires a special care from the user program or the algorithm. This is usually accomplished by breaking the tasks into independent parts so that each processor can execute its part of the algorithm simultaneously with others. With the focus on control applications, both options are not viable due to the cost and the complexity involved. The option of FPGA for control realization is the most viable as one can have higher degrees of flexibility viz. parallel processing, bit-width control, timing adjustment etc..

### 3.3 Generic FPGA design methodology

The initial days of FPGA saw its application in integration of glue logic. Glue logic is the custom electronic circuit necessary to achieve the compatible interface between two (or more) different off-the-shelf ICs. They were also applied to encrypt the proprietary electronics circuitry by the vendor and to prevent the product from being cloned. As the logic used to be simple, applications were described using CAD (computer aided design) based schematic tools. Today, FPGAs are used to realize complex systems and it is quite common to implement a complete system using an arithmetic logic unit (ALU), memories, communication etc. on a single FPGA.

The popularity of FPGAs has its roots in the advancement of VLSI technology and the design tools and methods, which were limited to ASICs only a decade back. The VLSI design steps starting from the system level to the geometrical layout of full-custom ASICs are listed in table 3.1. In the case of FPGA design, the step “Circuit” and “Layout” are absent as their physical structure is programmable but fixed [UM2007].

<table>
<thead>
<tr>
<th>Level</th>
<th>Purpose</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>System</td>
<td>Specifications</td>
<td>Drive controller, Computer</td>
</tr>
<tr>
<td>Chip</td>
<td>Algorithm</td>
<td>µp, Memory, UART</td>
</tr>
<tr>
<td>Register</td>
<td>Data flow</td>
<td>Register, ALU, Counter</td>
</tr>
<tr>
<td>Gate</td>
<td>Boolean equations</td>
<td>AND, OR, XOR, FF</td>
</tr>
<tr>
<td>Circuit</td>
<td>Differential equations</td>
<td>Transistor, R, L, C</td>
</tr>
<tr>
<td>Layout</td>
<td>None</td>
<td>Geometrical shapes</td>
</tr>
</tbody>
</table>
The best utilization of a device is typically achieved at gate level using register-transfer design languages. But, the shorter time-to-market requirement combined with increasing complexity of FPGAs are forcing a methodology shift towards the use of IP macrocells or mega-core cells. Macrocells provide the designer with a collection of predefined functions, starting from simple math operations (Add/subtract, Multiplier etc.) to complex microprocessors and communication modules (CAN, EtherCAT etc.). Therefore the designer needs to specify only the features and the attributes (e.g. accuracy). A synthesizer will generate a hardware description code or schematic. A key point in today’s FPGA technology is the availability of powerful design tools which

- shorten design cycle
- provide good utilization of device
- provide synthesizer options; optimization for speed or size.

These tools are based on the hardware description languages (HDLs) such as the VHDL [AS1995] and the Verilog [PA1996]. The designer can take the advantage of HDLs to build his own circuit by using a hierarchical and modular approach [RT1999]. The design flow is partitioned into four steps and graphically shown in Fig. 3.1 [UM2007]. The design entry can be graphical or text-based. A formal check that eliminates syntax errors or

![Figure 3.1: CAD design approach](image-url)
graphic design rule errors (e.g., open-ended wires) should be performed before proceeding to the next step. In “functional extraction”, the basic design information is extracted from the design and written in a functional netlist. The netlist allows a first functional simulation of the circuit and to build an example data set called a test bench for the later testing of the design with timing information. If the functional extraction test is not passed one has to start with the design entry again. If the test is satisfactory then one can proceed to the “design implementation”, which usually takes several steps and also requires much more compilation time than the functional extraction. At the end of the design implementation the circuit is completely routed within the selected FPGA, which provides precise resource data and allows to perform a simulation with all timing delay information as well as performance measurements. If the implemented data are as expected, one can proceed with the programming of the actual FPGA, else the process has to be revisited by making appropriate changes in the design.

3.4 Implementation of control algorithms on FPGA

There are many ways to realize signal-processing algorithms on a generic hardware FPGA. Control algorithms are the typical example of digital signal-processing algorithms, which are multiplication and summation operation intensive. The control algorithm implementation on a DSP is well addressed, while with a FPGA it is still not matured. Fig. 3.2 shows the classification of implementation approaches on hardware logic, which is based on the way the signal is processed.

3.4.1 Bit-wise processing

In this method signal processing is performed bit by bit. It can be further classified as serial word processing and stochastic bitstream processing.

**Serial word processing:** In serial word processing, input signals are deterministic words (fixed bit-width or length), processed bit by bit and the output is stored as a word. The arithmetic operations such as addition and multiplication are carried out by processing

![Figure 3.2: Classification of signal processing in hardware logic](image-url)
the serial and serial/parallel input data, respectively. The full adder as in Fig. 3.3 is the basic building block for these operations. Fig. 3.3 is a simple form of representation of serial addition of two variables $a$ and $b$ of word length 8. The serial adder is realized with a full adder and a flip-flop to hold the information of the carry of the previous addition. The output register $s$ is 1 bit more in word length to hold the maximum value of the summation. In this particular example the computation requires 8 clock cycles.

In case of multiplication, normally both variables are not sequentially used for the processing. One of the variables is used as parallel, and the other as serially inside the multiplier. Simple serial-parallel multiplier is shown in Fig. 3.4. Many variants of serial-parallel multiplier can be realized with minor variations. The shown scheme is one of the simplest and consumes least space amongst all. Similar to addition operation, it also requires 8 clock cycles for the multiplication of two 8 bit numbers. It may be observed that the accumulator in Fig. 3.4 is basically a parallel adder. It can also be realized as a serial adder. Although it turns out to be the most efficient logic, it comes at the expense of increased number of clock cycles which increase as the square of variable bit-width. Considering the clock frequency as 50 MHz which is very moderate for a FPGA, it takes approximately 160 ns for an 8-bit addition and 1.28 µs for the serial multiplication (8X8).

The basic operations explained above together constitute a MAC function. Due to the high clock latency required to accomplish these basic operations, control engineers do not choose this approach for their algorithm implementation. As most drive-control applications are MAC-intensive algorithms and time critical, one has to therefore explore other options wherein a best compromise between timing and space is achieved.

**Stochastic processing:** The stochastic approach is based on the principle of random signal processing. The fundamental requirement in this kind of processing is that the input signals must be stochastic (Bernoulli Sequence). The input and the output signals have no fixed length, instead they are coded in bitstream of high frequency (few MHz) data. The statistics of the signal being high and low will give the information of the signal contained in the bitstream.

Stochastic arithmetic principles are well-known for decades [BR1969]. Simplicity of the computational elements involved in the implementation was the motivation for their consideration. This approach of signal-processing made possible to carry out complex com-
putations with very simple hardware. Typically logic OR, AND and XOR gates are the basic building blocks of the arithmetic unit. In order to make it more understandable, the principle is explained with a simple example in the following; it is the summary of the document [JB2006].

A bitstream $x$ can either have value equal to “0” or “1”, which is mathematically defined as,

$$x(k) \in \{0; 1\}$$

The “expected value” of $x$ can be anywhere between “0” and “1”

$$E(x) = X \in [0; 1].$$

i.e.,

$$X = 0 \Rightarrow x(k) = 0 \text{ for nearly all values of } x \text{ as } k \to \infty$$

$$X = 1 \Rightarrow x(k) = 1 \text{ for nearly all values of } x \text{ as } k \to \infty$$

In probability theory, the expected value of a variable is very close to the mean value of the variable, provided the large number of data is taken into account; it is typically defined for a random variable. Simple bit-operations on two bitstreams can be given as,

AND: $x(k) \land y(k) = x(k)y(k)$

OR: $x(k) \lor y(k) = x(k) + y(k) - x(k)y(k)$

XOR: $x(k) \oplus y(k) = x(k) + y(k) - 2x(k)y(k)$

Calculating the expected values for the above bit-operations

$$E(x \land y) = XY + \text{cov}(x, y)$$

$$E(x \lor y) = X + Y - XY - \text{cov}(x, y)$$

$$E(x \oplus y) = X + Y - 2XY - 2\text{cov}(x, y) \quad (3.1)$$

Multiplication of bitstreams can be performed by evaluating the expected value

$$z(k) = x(k)y(k)$$

$$Z = E(z) = XY + \text{cov}(x, y) \quad (3.2)$$
The above equation clearly indicates that the multiplication of two bitstreams can be performed with an AND logic gate provided the “covariance” of the inputs is zero. That implies the input signals must be “Bernoulli Sequence” (binary random signal). Assuming that the input sequences are random signals, the procedure for other arithmetic operations can be extended. In case of addition process, it is not that straightforward as multiplication, clearly visible from the case of OR and XOR operation in (3.1). Here we would like to use \( r(k) \) as a help bitstream. It is also a Bernoulli Sequence, but its expected value is known. The process is represented as follows,

\[
z(k) = x(k) \land y(k) \lor (x(k) \lor y(k)) \land r(k)
= x(k)y(k) + r(k)(x(k) + y(k)) - x(k)y(k)r(k).
\]

With \( R (=E(r)) \) being equal to 0.5, the output of addition process \( Z = E(z) \) simplifies to

\[
Z = E(z) = \frac{X + Y}{2}.
\]  \( (3.3) \)

The scaling factor of 2 in (3.3) has to be taken care of in the actual realization. For the further details relating to extension for other arithmetic operations refer to [BR1969] [BC2001]. The simple arithmetic multiplication process based on the stochastic approach is shown in Fig. 3.5. It is understood from the diagram that the multiplication of two stochastic variables is performed by a simple two input logic AND gate. The additional logic required to randomize the inputs \( a \) and \( b \) and derandomize the output \( z \) are the added burden. The randomizer converts the deterministic input signals \( a \) and \( b \) into stochastic bitstreams \( x \) and \( y \) and the derandomizer converts back the output \( z \) to a deterministic signal \( Z \) with a finite delay.

The quality of processing is heavily dependent on the randomization. The reason is clear from (3.1): The input bitstreams should behave as a random sequence and have the minimum correlation or covariance between them. To realize a practical random-signal source one has to depend on pseudo-random generators, which can only generate finite sequences. Coming to the derandomizer which is supposed to remove the random noise from the output bitstream, the process quality depends on the number of sequences of bitstream taken for conversion. The higher the number of sequence, the better is the result. That implies added delay in the output filtering. This delay can be reduced either

![Figure 3.5: Multiplication process in stochastic approach](image-url)
by increasing the bitstream rate (by increasing \( f \)) or by reducing the number of samples for derandomization at the cost of increased random noise in the output.

Few decades back, stochastic signal processing might have had a relevance of application because people were ready to compromise process quality for hardware logic. But in today’s scenario the technology is capable of fabricating chips with millions of computational elements at extremely low cost and space. Hence stochastic signal processing seems to have no future in MAC-intensive applications. Comparison of bit-wise signal processing methods is summarized in Table 3.2.

<table>
<thead>
<tr>
<th></th>
<th>Serial-word</th>
<th>Stochastic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware (arithmetic operation)</td>
<td>Smaller</td>
<td>Negligible</td>
</tr>
<tr>
<td>Additional hardware</td>
<td>Generating control sequences</td>
<td>Randomization and derandomization</td>
</tr>
<tr>
<td>Error in processing</td>
<td>Exists</td>
<td>No</td>
</tr>
<tr>
<td>Communication</td>
<td>More wires and complex</td>
<td>Single wire and simple</td>
</tr>
<tr>
<td>Clock frequency</td>
<td>Moderate frequency yields better results</td>
<td>Needs comparatively very high frequency</td>
</tr>
<tr>
<td>Verdict</td>
<td>Still suitable</td>
<td>In today’s scenario not suitable</td>
</tr>
</tbody>
</table>

3.4.2 Word-wise processing

The study of bit-wise processing in the previous section 3.4.1 revealed that both methods are efficient for space utilization. However, in the present scenario this approach has not made any impact on attracting designers. By today’s cheap and densely available logic, designers are pushed to focus more on timing and accuracy of processing instead of logic space. It is also more relevant to FPGAs, because the present-day FPGA not only consists of programmable logic blocks but also of a variety of hardwired embedded units like multipliers, MAC units etc. which can be used directly to perform arithmetic operations.

The word-wise processing can be classified into two categories based on the FPGA resource sharing viz. fully-parallel and multiplexed. In these both approaches signal processing is performed word by word in parallel. In the case of fully parallel architecture, hardware resources are fixed to every mathematical operation, while in multiplexed architecture the resources are shared by different operations. In order to understand the difference
between these two approaches, let us consider the example of coordinate transformation which is presented in (3.4).

\[
\begin{align*}
    u_{s\alpha} &= u_{sd} \sin(\epsilon) - u_{sq} \cos(\epsilon) \\
    u_{s\beta} &= u_{sd} \cos(\epsilon) + u_{sq} \sin(\epsilon)
\end{align*}
\]  

(3.4)

Let us not bother what these variables stand for in (3.4), take it instead as a simple arithmetic equation. This involves four multiplications and two summations, which is graphically represented in Fig. 3.6(a). The same functionality can also be realized as shown in Fig. 3.6(b) where the resource (multiplier) is shared in-time for performing the multiplication. Designing such algorithms requires additional intelligent routing and storing of input and output data. This can be accomplished by a simple logic function using multiplexer, register and delay circuits. In the approach the resource is shared by multiplexing the inputs hence it is termed as “multiplexed architecture” and the other as “fully-parallel architecture”. It is obvious that the multiplexed architecture takes more clock cycles compared to its counterpart to accomplish an operation.

![Figure 3.6: Fully-parallel and multiplexed architecture-based realization for coordinate transformation](image)

The implementation shown in Fig. 3.6(b) is a simple example to give an idea how the resources can be shared. The shown functionality can also be realized using the shared adders along with the multipliers. The main motive behind sharing the resources is to achieve the optimized utilization of FPGA space when the algorithm is not possible to be implemented using fully-parallel architecture. For example the functionality in (3.4) can also be realized using a single multiplier when resources are critical on FPGA. It is obvious that as the resource shared by operations increases, the associated logic also starts becoming complex. It is finally left to the individual designer depending on the space, the resource availability and the timing requirements to choose the depth of multiplexing he has to employ for sharing.

In order to have more realistic insight of multiplexed architecture for realizing electrical drive control, in the following subsection an example of current controller is discussed.
Cascaded current controller:
The cascaded current control of the field-oriented control (FOC) of AC motor drives can be shown in block schematic as in Fig. 3.7. The control structure consists of two PI-controllers, an observer, coordinate transformation and a PWM module. The focus in this section is to demonstrate the above discussed two parallel architectures for implementing the control. For the further details on control please refer to section 5.1.1 in chapter 5. The PI controllers used for regulating both current components have the same structure. The resource sharing discussed above which was limited only to multipliers extends here to the whole controller module. As PI controllers have storage element in their integrators, hence the associated logic for proper data flow is much more complex than that for the coordinate transformation. The multiplexed PI controller in block schematic is shown in Fig. 3.8 and its implemented structure in the FPGA in Fig. 3.9. Fig. 3.8 and 3.9 have most of the blocks similarly named for the easy relative understanding. There are some additional parts which are not shown in Fig. 3.8 viz. anti-reset-windup, control signals for the integrator and the output demultiplexers. The control signals which are generated for the integrator and the output multiplexer (within the integrator subsystem) will take care of delays introduced in data processing. Another module which benefits from the multiplexed architecture is coordinate transformation. Along with the PI controllers, the coordinate transformation is also implemented with multiplexed architecture. The comparative difference in space utilization in the FPGA for fully-parallel and multiplexed architecture is listed in table 3.3.

The total space (slices) required by these methods may not be far from each other, but still one can save around 12–15% of logic space with multiplexed architecture. What has to be noted is the total number of multipliers used and the computational time. It is observed from table 3.3 that the multiplexed architecture saves almost 10 multipliers (55% savings) and computes the algorithm in 1.2 µs in comparison to 0.72 µs of fully-parallel architecture. Although the performance comparison with respect to computational time is negligible, a saving around 55% of multipliers makes a big difference and is very attractive from the implementation point of view.

![Figure 3.7: Block schematic of FOC](image)
3.4.3 Development tools

Development tools with basic functionalities are mostly provided by the individual FPGA manufacturers (web-packs) for free. Full capabilities can be obtained by product upgrad-

<table>
<thead>
<tr>
<th>Multiplexed/Fully-parallel Architecture</th>
<th>Observer</th>
<th>Control (PI-Controller +Coordinate transformation)</th>
<th>PWM</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices</td>
<td>360/391</td>
<td>399/513</td>
<td>405/405</td>
<td>1178/1314</td>
</tr>
<tr>
<td>FF</td>
<td>135/164</td>
<td>400/409</td>
<td>60/60</td>
<td>598/656</td>
</tr>
<tr>
<td>BRAM</td>
<td>0/0</td>
<td>0/0</td>
<td>0/0</td>
<td>0/0</td>
</tr>
<tr>
<td>LUT</td>
<td>570/632</td>
<td>669/982</td>
<td>777/777</td>
<td>2048/2363</td>
</tr>
<tr>
<td>IOB</td>
<td>58/58</td>
<td>0/0</td>
<td>0/0</td>
<td>94/94</td>
</tr>
<tr>
<td>Multiplier</td>
<td>2/4</td>
<td>7/15</td>
<td>0/0</td>
<td>9/19</td>
</tr>
<tr>
<td>Clock latencies (50 MHz)</td>
<td>9/6</td>
<td>19/10</td>
<td>2/2</td>
<td>30/18</td>
</tr>
</tbody>
</table>

**Table 3.3: Comparison of word-wise processing**
ing which come with a premium, e.g. Xilinx provides the ISE foundation and Altera the Quarteress-II. These big players also support development tools which can be used along with the Matlab/Simulink platform. They are called “System Generator” from Xilinx and “DSP Builder” from Altera. These tools are very user-friendly and have enough resources to realize most of applications; they are extremely useful for prototyping. For the optimized realization it is always preferred to code either in VHDL or Verilog. There are other individual vendors who provide development environment for these FPGAs such as Aldec, Mentor-Grafics, Simplicity-Synopsys. It comes at a real premium for more user friendly and better features.

The Matlab/Simulink-based tools are very user-friendly for most drives engineers as they are like a standard tool used for analytical and simulation studies of dynamic systems. The FPGA tools running on Matlab give also greater flexibility in detailed simulation studies. These tools have limited capabilities but are good enough for most of the development applications. Some special cases may require small modifications in the final bit-files in their own foundation applications (e.g. ISE and Quarteress).

It is a fact that the Simulink-based tools are simpler to use for the development. The procedure of generating mapping bit-file for a FPGA involves some intermediate steps. First the “.m” code from Simulink is compiled to “C-program” code, and then it is converted to behavioral HDL and later in design implementation the final mapping bit-files are generated. As too many compilations are involved before a HDL code is ready, it is very difficult to ensure that the final logic design will have optimal space usage. It is understood that if the development is done completely using the behavioral HDL, it is possible to ensure better hardware usage. This contradicts to cheaply available logic. However, depending on the requirements one should make proper compromise on this aspect.

3.5 Summary

In this chapter, the design methodology for FPGAs, the different approaches of logic implementations and the details of development tools available from the manufacturers are discussed. It was found in the course of study that a serial approach for the logic implementation is not suitable in the present-day scenario. Word-wise approach for the processing is more relevant, especially with FPGAs. To address the optimal usage of finite resources on a FPGA a multiplexed architecture is presented. The greater advantage of this method is demonstrated with a current controller example.
4 Analog-to-Digital Conversion Using Delta-Sigma (ΔΣ) Modulator

The control platform of an electrical drive shown in Fig. 1.1 consists of two fundamental parts, the controller and the data acquisition. The controller regulates command values which can be current, torque, flux, speed or voltage and the data acquisition system acquires signals to incorporate the closed-loop control. In drive-control applications, motor currents, rotor position and DC-bus voltage are essential to generate feedback signals. As the motor current and the inverter DC-bus voltage are analog signals they require an analog-to-digital converter (ADC) to process them in digital domain. Position sensors differ in sensing technology and output data representation. Importantly there are four variants of sensors among which three are encoders namely absolute, incremental and sine-cosine, and the other being resolver. The output signal from sine-cosine encoder and resolver are analog while absolute and incremental encoders outputs are in digital or binary form. Hence depending on the position sensor used, a suitable ADC for processing is required. The efficient conversion of these analog signals into digital domain plays a vital role in deciding the overall system performance. This motivates to have a detailed understanding of the data converters.

The data acquisition is a key component to determine the control performance. The control dynamic is dictated by the measurement delay and the steady-state regulation is decided by the resolution of the acquired signal. In this chapter the focus is on the utilization of a ΔΣ modulator-based ADC instead of a conventional multi-bit ADC for data acquisition. The ΔΣ ADC in principle consists of two parts, modulator and filter. The filter is preferred to be an independent unit to shape the performance of the ADC. Unlike with the conventional multi-bit ADC, with a ΔΣ ADC the bandwidth and resolution of the converted signal can be adjusted in a considerable range. This is an additional flexibility which can be exploited by the design engineer to meet the specifications. Even though ΔΣ ADCs are quite popular in speech processing, from the application perspective they are always considered as best in class for resolution and poor in bandwidth. However, one can investigate how they can be made fit to meet the drive-control requirements. Hence in this chapter the motor current measurement is taken for case study.

As the data rate of these modulators is in the range of tens of MHz, the associated filters are supposed to work at the same rate. From practical reasons, a dedicated hardware is more suitable to realize them. However, in the present-day scenario the FPGA (field programmable gate array) is more appropriate and hence the same is considered for implementation. These modulators virtually need only a single line of connection to transmit the bitstream to the FPGA. The bitstream has binary states which implies simple isolation
and error-free data transmission (if optical transmission is employed). These inherent advantages make them more attractive for practical reasons.

The chapter 4 is subdivided as follows: In section 4.1, the principles of different ADC architectures and the fundamentals of oversampled ΔΣ modulators are discussed. This is followed by a detailed investigation on different filter topologies for ΔΣ modulators in section 4.2. The section also describes the selection criterion which is based on the feasibility of FPGA and setting the filter specifications according to the drive-control requirements. In section 4.3 implementation details of the selected filters are discussed with detailed characterization of space on FPGA. Experimental validation performed by evaluating resolution and bandwidth from the signal spectrum of the implemented output filters and comparison with ideal performance are described in section 4.4. Finally the derived conclusions are given in section 4.5.

### 4.1 Principle of analog-to-digital conversion

Real-world signals are analog in nature; continuous in amplitude and time. To utilize their equivalent values for efficient digital signal processing it is necessary to convert them to digital form using analog-to-digital converters (ADCs). After the conversion, the signal becomes discrete in amplitude and time. Hence the signal’s resolution and bandwidth become finite. Many variants of ADCs are commercially available in the market, they are based on one of the two important conversion principles namely Nyquist Rate and Oversampling. Different variants of ADCs are shown on the graph with respect to their characteristics of bandwidth and resolution in Fig. 4.1. Among them successive approximation register (SAR) and pipelined ADCs are well-known Nyquist-rate ADCs and the ΔΣ is the only popular oversampling ADC.

Data acquisition specific to current measurement plays a very important and critical role in electrical drive-control applications and influences directly the control performance. In

---

**Figure 4.1:** Resolution vs. speed of different ADCs
order to improve controller performance, it is necessary that the current measurement unit should be adequate in terms of accuracy or resolution and have good dynamics or minimum delay. Error in magnitude (due to quantization or resolution) which is a measure of accuracy increases the control error and higher delay restricts the achievable closed-loop bandwidth of the controller. The SAR-type ADCs are the most commonly used in drives industry because of their availability in many variants with reasonable performance. With advancements in the field of analog and digital microelectronics $\Delta\Sigma$-ADCs are becoming more and more popular. Traditionally they are also known as 1-bit high-resolution low-speed ADCs. A $\Delta\Sigma$-ADC consists of two parts, the $\Delta\Sigma$ modulator and a low-pass filter which removes high quantization noise from 1-bit data. Commercially, separate modulators as well as complete ADC including the filter are available.

The low-pass filter is connected directly to the modulator’s output which indicates it has to work at high sample rates. It can be realized by an application-specific integrated circuit (ASIC) or a FPGA which support a dedicated hardware. DSPs are not suitable due to their sequential execution and low sampling-rate capabilities. Among the hardware logic, FPGAs are the best choice in the present-day scenario. In this chapter a commercially available $\Delta\Sigma$ modulator is used in conjunction with a low-pass filter designed on the FPGA platform. The second-order 1-bit $\Delta\Sigma$ modulator is the most common and cheapest in the market. It is therefore chosen for the investigation.

4.1.1 Basics of ADC

The process of analog-to-digital conversion consists of two distinct steps:

1. converting time-continuous signal to a time-discrete signal by sample and hold
2. converting continuous amplitude to discrete amplitude by quantization.

The process is represented in Fig. 4.2, where $x(n)$ is the sampled signal of a continuous input $x(t)$ at the rate of $f_s = \frac{1}{T_s}$ and $y(n)$ is the quantized output of $x(n)$. For an ADC error due to the quantization process is inevitable [AS1996]. To analyze the process of conversion usually following assumptions are made regarding quantization noise [WB1948]:

- The error sequence $e_q(n)$ is statistically independent from the input sequence $x(n)$: This means that the quantizer can be modeled by adding a sampled stationary random sequence uncorrelated to the sampled input sequence.
- The probability density of the random error sequence has uniform distribution over the range of $\pm \frac{\Delta}{2}$ (half of the quantization step).
- The error sequence $e_q(n)$ is independent of the sampling frequency and uniformly distributed, usually taken as flat power spectral density, a characteristic of the white-noise process.
The quantization step \( \Delta \), also known as least significant bit (LSB) of a "N" bit ADC, is given by \( \frac{V_{\text{ref}}}{2^{N}} \). From the assumption, the quantization noise is distributed uniformly within the range of \( \pm \frac{\Delta}{2} \), the corresponding mean noise power can be given as in (4.1).

\[
e_{q}^{2} = \frac{1}{\text{LSB}} \int_{-\text{LSB}}^{\text{LSB}} \left[ e_{q}^{2} \right] de_{q} = \frac{\Delta^{2}}{12} \quad (4.1)
\]

The signal-to-noise ratio (SNR) for a full-scale sinusoidal input signal \( e_{x} = \frac{V_{\text{ref}}}{2\sqrt{2}} \) is defined as peak SNR and can be evaluated using (4.2).

\[
\text{SNR}_{\text{peak}} = 10 \log \left[ \frac{e_{x}^{2}}{e_{q}^{2}} \right] = 10 \log \left[ \frac{\frac{V_{\text{ref}}^{2}}{2\sqrt{2}}}{\frac{\Delta^{2}}{12}} \right] = 10 \log \left[ 12 \left( \frac{V_{\text{ref}}}{2\sqrt{2}} \right)^{2} \right] = 6.02N + 1.76 \text{ dB} \quad (4.2)
\]

SNR is one of the most important ADC parameters, because it is the key factor to evaluate the accuracy or resolution in terms of the effective number of bits (ENOB) (i.e. \( N \) in (4.2)). From (4.2) it can be seen that an accuracy increase by one bit corresponds to a SNR increase of 6.02 dB.

The quantization noise \( S_{e}(f) \) is uniformly distributed over the frequency range \( \pm \frac{f_{s}}{2} \), with constant magnitude of \( \frac{\Delta^{2}}{12f_{s}} \), as shown in Fig. 4.3. Thus the error magnitude can be reduced either by decreasing the quantization step \( \Delta \) or by increasing the sampling frequency \( f_{s} \). In case of conventional Nyquist-rate ADCs, the sampling frequency \( f_{s} \) is a little above twice the bandwidth of the input signal. For these ADCs the error can only be reduced by making \( \Delta \) as small as possible, but it has limitation from the realization point of view viz. complex analog uncertainties with reducing step value.

### 4.1.2 Principle of oversampling

Data conversion for band-limited signals with sampling frequency higher than the Nyquist rate is termed as oversampling. The oversampling ratio is defined as \( OSR = \frac{f_{s}}{2f_{0}} \), where
4.1 Principle of analog-to-digital conversion

$\Delta f$ is the input signal bandwidth. An ADC structure based on oversampling is shown in Fig. 4.4. It uses an additional filter at the ADC output which is essential to remove the out-of-band noise.

In oversampling ADCs also an uniform distribution of noise spectrum is assumed, hence it is distributed all over the new sampling range as shown Fig. 4.5. In the figure, it is clearly visible that the mean value of quantization noise over the new frequency range is reduced by the factor of $OSR$. With the assumption of an ideal filtering at the output of the ADC, the noise which is outside the signal band is attenuated completely, and the corresponding noise spectral power is evaluated as in (4.3).

$$P_e = \int_{-\Delta f_s/2}^{\Delta f_s/2} \left[ S_e(f) \cdot |H_f(f)|^2 \right] df = \int_{-f_0}^{f_0} \left[ \frac{\Delta^2}{12 f_s} \cdot 1 \right] df $$

From (4.3) it is easily understandable that the $OSR$ appears at the denominator to reduce the noise power. Similar to (4.2) the peak SNR of an oversampling ADC can be evaluated as in (4.4).

$$SNR_{peak} = 10 \log \frac{e^2}{P_e^2} = 6.02N + 1.76 \text{ dB} + 10 \log(OSR)$$

From (4.4), every doubling of $OSR$ will increase the SNR by 3 dB, which is approximately 0.5 bit in resolution. In order to extract best capabilities out of oversampling ADCs one needs to analyze the input and noise transfer behavior. The output can be expressed in terms of input and transfer functions as $y(z) = x(z)H_x(z) + e(z)H_e(z)$, where $H_x(z)$ is

![Figure 4.3: Spectral distribution of noise](image)

![Figure 4.4: Structure of oversampling ADC](image)
the signal transfer function and $H_e(z)$ is the noise transfer function. In conventional oversampling ADCs these transfer functions are $H_x(z) = H_e(z) = 1$. This need not be the case always, and in fact oversampling ADCs can be designed with different $H_x(z)$ and $H_e(z)$. This means $H_x(z)$ leaves the input signal unchanged while $H_e(z)$ reduces the in-band noise to allow a high resolution output [CT1992] [ST2004] [NS1996] [JC1985]. E.g. after introducing a loop filter $G(z)$ before the quantizer and taking a negative feedback at $y(n)$ as shown in Fig. 4.6, the corresponding input and noise transfer functions are given in (4.5).

$$H_x(z) = \frac{G(z)}{1 + G(z)}, \quad H_e(z) = \frac{1}{1 + G(z)} \quad (4.5)$$

Choosing $G(z)$ such that it has very large gain within the band of interest and small gain outside the band, then from (4.5) follows that $H_x(z) \approx 1$ and $H_e(z) \approx 0$. If $G(z)$ is chosen as an integrator, then $H_x(z) = z^{-1}$ and $H_e(z) = 1 - z^{-1}$, which implies that the input signal is transferred to the output with a sample delay, while the quantization noise is applied to a first-order $z$ domain differentiator or a high-pass filter. The corresponding output function in $z$ and time domain can be given as in (4.6).

$$y(z) = x(z)z^{-1} + e(z)(1 - z^{-1})$$

$$y(n) = x(n - 1) + e(n) - e(n - 1) \quad (4.6)$$

Replacing $G(z)$ in Fig. 4.6 by an integrator results in a first-order $\Delta\Sigma$ modulator and similarly by introducing another integrator and a feedback, a second-order modulator is realized as shown in Fig. 4.7. The DAC used in the feedback has a single-bit resolution, is perfectly linear and is realized by a simple comparator. Consequently, if the sampling frequency is high enough, the $\Delta\Sigma$-ADC will allow to use a single-bit quantizer to achieve an overall high resolution. By inserting more loops with integrators, it is possible to achieve higher-order $\Delta\Sigma$ modulators. The signal transfer function of a $n^{th}$-order modulator can be given as $H_x(z) = z^{-n}$ and $H_e(z) = (1 - z^{-1})^n$. The total quantization noise power within

![Figure 4.5: Noise spectrum of oversampling ADC](image)
the signal band is given in (4.7). The evaluated noise power in the equation is actually an ideal value, because it is only possible with ideal filtering.

$$P_e = \int_{-f_s/2}^{f_s/2} [S_e(f)] |H_e(f)|^2 df = \int_{-f_0}^{f_0} \left[ \frac{\Delta^2}{12f_s} \right] \left[ \frac{2f_0}{f_0} \right]^{2n+1} df$$

$$= \left[ \frac{\Delta^2}{12} \right] \left[ \frac{\pi^{2n}}{2n+1} \right] \left[ \frac{2f_0}{f_s} \right]^{2n+1} = e_q^2 \left[ \frac{\pi^{2n}}{2n+1} \right] \left[ \frac{1}{OSR} \right]^{2n+1}$$

Comparing (4.2) and (4.7), an oversampling ADC with noise shaping gives $2n + 1$ times better performance in terms of noise reduction. The corresponding peak SNR for an $n^{th}$-order modulator can be evaluated as in (4.8).

$$SNR_{peak} = 10\log \left[ \frac{e_q^2}{P_e} \right]$$

$$= 6.02N + 1.76 \text{ dB} - 10\log \left[ \frac{\pi^{2n}}{2n+1} \right] + (2n + 1)10\log(OSR)$$

where $N$ is the number of bits in the quantizer and $n$ is the modulator order. Note that this is the performance of an ideal $n^{th}$-order modulator which can be improved by increasing the modulator order and the $OSR$. 
Using (4.8), one can verify that the first-order modulator’s SNR increases by 9.03 dB for every doubling of sampling frequency and for the second-order modulator even further to 15.05 dB, which corresponds to an increase of 1.5 and 2.5 bits in resolution, respectively. In general, noise shaping helps to enhance the resolution of oversampling ADCs by a factor of $2n + 1$ compared to conventional oversampling ADCs without noise-shaping. However, the integrator gains have to be adjusted if the modulator order is higher than two to ensure stability. Even though the term sigma-delta ($\Sigma\Delta$) was coined by some of the early researchers in the field [JC1985], nowadays the term delta-sigma ($\Delta\Sigma$) is mostly synonymous with noise-shaping ADCs. The noise spectrum of $\Delta\Sigma$ modulators with different orders is shown in Fig. 4.8 on linear and log scale. For the sake of comparison, the spectrum of the conventional oversampling ADC is also shown in the figure. From these plots it is clear that noise shaping suppresses the noise to a great extent in the low-frequency range.

### 4.1.3 Nonlinear behavior of $\Delta\Sigma$ modulator

The analysis covered in the previous section is based on the assumption of a linear system. But in reality a $\Delta\Sigma$ modulator is a non-linear system incorporating feedback. It is not surprising that limit-cycle oscillations can occur in the presence of periodic output (tone) components. This phenomenon is analogous to limit cycles that occur in digital IIR filters operating with finite precision arithmetic. The quantizer error spectrum is not white, which is not surprising, as the conditions for the white-noise assumption are not perfectly satisfied. They are:

![Figure 4.8: Noise spectrum for different order modulators (linear and log scale)](image-url)
- the quantizer has only two output levels and
- due to oversampling successive quantizer input samples may be correlated [AS1996].

Most of the analyses [RL1994] [NP1989] which provide an exact description of the quantization error spectrum and the modulator output for DC or sinusoidal inputs have been performed for the second-order modulator using a quantizer with two or more bits. In fact, a single-bit quantizer used in a second-order modulator can as well become overloaded, thereby making the analysis much more difficult. The quantizer is overloaded because the output of the second integrator can exceed by two times the modulator reference voltage [CT1992], even for the modulator input bounded by the quantization levels $\pm V_{\text{ref}}$. This is particularly true for large modulator inputs near the quantization levels. However, it has been determined from simulations that a modified second-order architecture [BW1988] using a single-bit quantizer can operate without integrator outputs being saturated.

According to the linearized model (4.7), $e_q^2$ is a fixed value and it is expected that the SNR will increase linearly with the signal power. However, due to presence of overload or idle-channel tones, the SNR of a second-order modulator with a single-bit quantizer increases linearly with input signal power only over a certain range, even though the modulator input is well within the quantization levels. More and more overload noise power is produced with increasing input value. Consequently, above a certain signal power value, the SNR will start to decrease because the increase in overload noise power is greater than the increase in signal power. This can be seen in Fig. 4.9 (taken from [AS1996]) for input amplitudes greater than -5 dB. On the other hand, as input power becomes smaller, the SNR decrease is caused by both decrease in signal power and the presence of idle-channel tone noise in the signal band. To summarize: According to (4.7) based on the linearized white-noise model, peak SNR and dynamic range should be 98 dB for an ideal second-order $\Delta\Sigma$-ADC. The realistic SNR is lower due to following aspects:

- Idle-channel tone problem resulting in a 10 dB degradation of the dynamic range.
- The quantizer overload preventing the modulator from reaching the peak SNR as predicted by the linearized model.

![Figure 4.9: Ideal and actual in-band SNR of second-order modulator as function of input amplitude [AS1996]](image-url)
Dithering techniques, as presented in [NR1993], often break up tone structures including overload and idle-channel tones, thereby producing a smoother power spectrum output which has a good linear dependence between SNR and signal power and a dynamic range, which is close to the value predicted by (4.7). Another factor which affects the in-band SNR is the frequency of a sinusoidal input signal. The choice of a higher input frequency will result in these harmonics falling outside the bandwidth of interest and not contributing to the in-band SNR. On the other hand, the choice of a lower input frequency will yield poorer values of in-band SNR because the harmonics will fall inside the signal band [AS1996].

4.2 Digital filters for noise attenuation

The delay and gain attenuation of the measured signal introduced by the current sensor is very small and hence neglected. Additional delay and quantization error introduced during the acquisition process have a degrading effect on the controller performance; especially in the case of highly dynamic and precise systems. From the analysis of ∆Σ modulators it was found that they introduce negligible delay and gain attenuation for the input signal, but indeed add high amount of quantization noise. In order to attenuate this, a low-pass filter is essential. It is obvious that it will impose an additional bandwidth constraint and a phase shift to the measured input signal. To ensure there is minimum effect on controller performance due to filtering, the design has to be considered very carefully.

Very popular and commonly agreed as the best filter for ∆Σ modulator is the cascaded integrator-comb (CIC) structure. However, the conventional finite impulse response (FIR) or non-recursive filter is also employed in these kinds of applications. Usually they are used at the second stage of filtering to shape the response for meeting the specifications. It is seldom employed at the first stage because of high input data rate in comparison to the signal bandwidth, which indeed requires a very high number of taps for the filter. Thus their usage is restricted more by practical realization problems, especially the timing issue in FPGA logic. The infinite impulse response (IIR) or recursive filters can be employed at the first stage, but special care has to be taken for realization. The filter parameters may need a very high bit-wide again due to a small ratio of signal to bitstream frequency. Specific to this issue, an efficient strategy is discussed later in the implementation.

With adequate focus on implementation, CIC and IIR filters can be made more efficient as far as logic usage is concerned. The following sections give a detailed insight on these two filters with focus on performance analysis and feasibility study.

4.2.1 Cascaded integrator-comb filter

The CIC filter architecture based on the class of FIR filters is well suited for multi-rate applications as proposed in [EH1981]. Primarily CIC filters are used either to reduce the
data rate (decimation) or to increase the data rate (interpolation). Specifically here the CIC filter is used as a low-pass decimation filter. It accomplishes two tasks: It removes the quantization noise and can also reduce the sample rate of modulator output. The basic block diagram of $N$\textsuperscript{th}-order CIC filter is shown in Fig. 4.10, where $R_D$ is the filter down-sampling ratio i.e. if input sampling-rate is $f_s$ then output rate is $\frac{f_s}{R_D}$. Sampling-rate reduction can be performed either after the last comb section or after the last integrator section as visible in Fig. 4.10. These two configurations are theoretically identical, but the latter one is more efficient in terms of implementation. However, in applications wherein only the low-pass characteristic of the filter is required, the down-sampler can be avoided. The importance of avoiding down-sampling will be discussed later in this section.

Each integrator stage is implemented as a single-pole unity-feedback filter and the corresponding $z$-domain transfer function is $\frac{1}{1-\frac{1}{z^M}}$. Note that it operates at the same data rate $f_s$ as the modulator. The response is basically a low-pass filter having -20 dB/dec roll-off with infinite gain at DC or zero frequency. This is because of a single-pole at $z=1$ which means the output is unbounded. The differentiator or the comb section can be realized operating at the input data rate or at a down-sampled data rate. The corresponding transfer function is $1 - z^{-MR}$, where $R$ and $M$ are the design parameters to adjust the delay. In conventional design the value of $R$ is taken equal to $R_D$. The filter transfer function for a $N$\textsuperscript{th}-order filter can be formulated as in (4.9).

$$H(z) = \left[ \frac{1}{RM} \frac{1}{1-\frac{1}{z^{RM}}} \right]^N = \left[ \frac{1}{RM} \sum_{k=0}^{RM-1} z^{-k} \right]^N$$

(4.9)

Even though the filter contains integrators, (4.9) indicates that the CIC filter has a response equivalent to a cascade of $N$ FIR filters, each having rectangular impulse response. Since all the filter coefficients are unity gains, the filter impulse response is symmetric and the phase response is linear. The factor $\frac{1}{RM}$ in (4.9) is to compensate the DC gain. The frequency response of the filter analyzed using Fourier transform is given in (4.10).

$$H(e^{j\omega}) = \left[ \frac{1}{RM} \frac{\sin \left( \frac{RM\omega}{2} \right)}{\sin \left( \frac{\omega}{2} \right)} e^{j\frac{(RM-1)\omega}{2}} \right]^N = \left[ \frac{sinc \left( \frac{RM\omega}{2} \right)}{sinc \left( \frac{\omega}{2} \right)} e^{j\frac{(RM-1)\omega}{2}} \right]^N$$

(4.10)

where $sinc(x)$, defined as $\frac{\sin(x)}{x}$, is the frequency response of a rectangular time-domain function. Due to $sinc$ response these type of filters are often referred as $SincK$-filters.

![Figure 4.10: Block diagram of CIC filter structure](image)
where $K$ stands for the filter’s order, referred as $N$ in (4.10). Due to unity-gain feedback integrators a register overflow is expected which is not of a serious consequence and can easily be overcome by the following [EH1981].

- Realizing the filter with two’s complement wrap-around arithmetic.
- Choosing the range of the number system to be equal or more than the expected maximum value.

By appropriately selecting filter design parameters $N$, $M$ and $R$, it is possible to meet the characteristics of a conventional FIR filter. Besides this the filter realization is very economical in terms of logic resource as it is devoid of multipliers and a storage for coefficients, the intermediate values being stored by the integrators themselves.

### 4.2.1.1 Response analysis

From the basics of digital signal processing it is clear that for a band-limited signal sampled at a sample rate $f$, the input signal spectrum will start appearing at every integer multiple of $f$ in the frequency domain due to aliasing. The same situation occurs here as well. As the band-limited input signal is down-sampled to $f_R = \frac{f}{R_D}$, the input signal spectrum appears at every integer multiple of $f_R$. The spectrum after down-sampling is shown in Fig. 4.11. The figure gives an indication that the appearance of the input spectrum at every multiple of the down-sampling frequency will impose a constraint on the filter bandwidth or on the selection of design parameters to avoid aliasing. To allow choosing $R$ independent of input bandwidth, it is necessary to avoid down-sampling. Here one can summarize the advantages if down-sampling is avoided,

- If the input signal is not band-limited and would like to retain the bandwidth as much as possible, as decided by the filter capabilities, in such a case down-sampling will impose a big constraint to overcome the aliasing problems.
- By down-sampling the output, an additional dead-time is introduced which is approximately equal to $0.5\frac{1}{f_R}$. The dead-time will keep growing as $R_D$ increases. The additional phase introduced will add to the filter’s inherent phase.

From the above summary it is sensible to keep the output data rate at the same frequency as the input data rate. A decade back it used to be a concern while realizing high-speed logic, but in today’s scenario it does not make any sense. With the decision of not having down-sampling in the filter, the factor $M$ has no importance as the filter’s frequency response with parameters $M = 1$ and $R = 16$ is exactly as with $M = 2$ and $R = 8$. Henceforth with $M$ fixed at 1, the parameter $R$ is varied for adjusting the response. The considered modulator is a second-order single-bit modulator with a sampling frequency of 10 MHz. From the thumb rule, the minimum order of the CIC filter should be at least one order higher than the modulator order [NS1996]. Filter frequency responses with different
4.2 Digital filters for noise attenuation

**Figure 4.11:** Signal band appearing at integer multiple of down-sampled frequency ($R = R_D = 16$ $N=1$)

**Figure 4.12:** Frequency response of filter with different design parameters
values of $N$ and $R$ are plotted in Fig. 4.12, where $f_s$ is modulator sampling frequency. The observations from the figure are listed below.

- The filter has higher gain attenuation in the pass-band region.
- For a particular value of $R$ and with an increase in the order of the filter, pass-band attenuation and phase increase together with an increase in stop-band attenuation.
- The stop-band attenuation is mainly affected by the order of the filter $N$ and the bandwidth is controlled by $R$.

Table 4.1 shows the achievable performance with different combinations of $R$ and $N$. The minimum stop-band attenuation is almost the same for a particular order of the filter even for different down-sampling-rates.

<table>
<thead>
<tr>
<th>$R$</th>
<th>$N$</th>
<th>Bandwidth</th>
<th>Minimum stop-band attenuation</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>3</td>
<td>330 kHz</td>
<td>-38.4 dB</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>290 kHz</td>
<td>-51.7 dB</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>250 kHz</td>
<td>-64 dB</td>
</tr>
<tr>
<td>16</td>
<td>3</td>
<td>165 kHz</td>
<td>-39.4 dB</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>145 kHz</td>
<td>-52.58 dB</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>125 kHz</td>
<td>-65.7 dB</td>
</tr>
<tr>
<td>32</td>
<td>3</td>
<td>82.5 kHz</td>
<td>-39.7 dB</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>72.5 kHz</td>
<td>-52.93 dB</td>
</tr>
<tr>
<td></td>
<td>5</td>
<td>62.5 kHz</td>
<td>-66.17 dB</td>
</tr>
</tbody>
</table>

From Fig. 4.12 it is found that the filter bandwidth is very small in almost all combinations. This is because the gain starts attenuating close to zero frequency. This is one big disadvantage of CIC filters. It is possible to enhance the bandwidth to a reasonable extent by improving this droop characteristic in the pass-band region. Many researchers have already proposed different methods, very popular ones are CIC compensator [DM2008] [AN2007] [KL2006] [YC2004] [DH2009] and CIC sharpening technique [KW1997]. The important compensation filters which were proposed and utilized in the above mentioned publications did not focus on time-critical control applications. The following section details the characteristics of these compensators together with the CIC filter and qualitatively finds whether these techniques are suitable for our application.

### 4.2.1.2 Inverse-Sinc function compensation

The inverse-Sinc compensation is a technique used to compensate the low-frequency droop characteristic of CIC filters. The compensating filter gain response resembles inverse Sinc characteristics. From the bandwidth point of view, the gain compensation is essential only for the first lobe. However, it will work out too complex to realize such a compensation. It
is more logical to design a half-band compensation, an example of a fifth-order CIC with $R=16$ is shown in Fig. 4.13. Ideally it is expected from the compensation filter not to introduce any additional phase, but in reality that is impossible; one can only try to make it as small as possible. To achieve this transfer behavior, the compensation can either be realized using a conventional FIR filter or just using the main Fourier components of the inverse-Sinc function with scaled magnitudes.

The FIR-based compensator is usually realized as half-band filter and the gain performance is proportional to the number of taps used. It is important to note that the FIR filter can be designed as half-band filter only if the sampling-rate at the input is decimated. As proposed in the previous section for not decimating the signal in the filter makes it impossible to realize a compensation stage using this FIR topology. With the CIC filter’s output assumed decimated, the gain and phase responses with different number of taps are shown in Fig. 4.14. As the number of taps increases in the filter, the gain response becomes more closer to the ideal compensation, but at the same time the phase introduced is also increasing. E.g. a filter with 16 taps is a good choice concerning gain response while a very poor choice concerning the phase. Comparison with Fig. 4.12 indicates that the phase introduced by compensation is much higher compared to the CIC filter. Therefore it cannot be employed in time-critical applications.

Another simple approach is to compensate only the dominant Fourier components of the inverse-Sinc function. Ideally speaking, for exact compensation a large number of cosine components have to be considered which results in increase of filter order and hence the phase. The other contradicting fact is, with fewer components it is certain to have big pass-band oscillations. A compromise is achieved by sensible use of only the main Fourier component with the reduced gain. A similar structure has been utilized in [DM2008], and it suggests gain calculations based on order and decimation ratio of the CIC structure. In this particular contribution, this technique is referred as second-order-sine compensation. It is understandable that the improved bandwidth with this technique will be lesser in comparison to Fig. 4.13. Comparison with FIR-based compensation for gain and phase is shown in Fig. 4.15.

With FIR-based compensation the pass-band oscillation is unavoidable with a smaller number of taps and the phase introduced is higher compared to a fifth-order CIC filter.

![Figure 4.13: Ideal half-band compensation](image-url)
Although second-order sine-based compensation scores well on phase response, its bandwidth is lesser in comparison to FIR-based compensation. Here are a few points to be noted with regard to sine-based compensation in comparison to Fig. 4.15,

- provides an adequate increase in bandwidth with marginal phase increase while ensuring a flat pass-band
- very efficient in terms of implementation and hardware utilization due to its simple structure.

Due to these fundamental advantages, the second-order sine-based compensation is an attractive option for compensation. In both these methods, compensation of slope in pass-band also enhances gain in stop-band as seen from the plot of Fig. 4.15.

### 4.2.1.3 Sharpening technique for CIC filter

Another well-known concept to improve the pass-band gain of a CIC filter is the filter sharpening technique. Similar to the above discussed compensation technique, the sharpening technique is also used to improve transfer behavior of the filter. In [KH1977], a method for sharpening the gain response of FIR filters using multiple times the same filter was proposed by Kaiser and Hamming. The design method is based on an amplitude change function and is strictly restricted to FIR type of filters. The filter structure $H(2 - H)$ (where $H$ is the transfer function of the filter to be sharpened) was first proposed for data processing in [JT1977]. Based on this, more generalized configurations were presented later in [KW1997]. The proposed structure improved the pass-band response and
4.2 Digital filters for noise attenuation

as well enhance the stop-band gain by two times. To overcome this problem in [KW1997] few more configurations e.g. \( H^2(3 - 2H) \), \( H^3(0 - 15H + 6H^2) \) filters were proposed. To understand these sharpening techniques, the simplest of all viz. the \( H(2 - H) \) structure is considered here. Importantly this is the base for all known sharpening configurations, shown as block diagram in Fig. 4.16.

The basic block representation of filter \( H(z)(2 - H(z)) \) is shown in Fig. 4.16(a) where the output is the summation of path1 and path2. The phase of path2 is twice the phase of path1 due to cascading two \( H(z) \) filters. Also the delay associated with them doubles. Due to the difference in phase between the two paths and the factor two in path1, a high overshoot is expected in the pass-band region. The overall phase response is expected to be around or equal to the phase response of \( H(z) \). Let us consider the transfer function of a fifth-order CIC filter with \( R=16 \) as \( H(z) \). The corresponding gain and phase plots for \( H(z) \) and its sharpened filter \( H(z)(2 - H(z)) \) is shown in Fig. 4.17.

From the plot it is visible that the bandwidth of the filter has increased and along with it the peak of the pass-band gain has jumped by 7 dB (225%). This indicates that to overcome the peak overshoot a proper delay has to be included in path1. Thus in turn
ensures the gain of path2 to counteract the overshoot produced by path1. The modified structure is shown in Fig. 4.16(b). With no relative delay between these two paths, the total gain response can be given as $|2H(z)| - |H(z)|^2$ which is shown in Fig. 4.18, and as expected the phase is now twice the phase seen in Fig. 4.17 with a flat passband.

It is true that with the filter sharpening technique the phase response corresponds to that of a cascaded filter (here twice), while the gain response is much sharper compared to that of a cascaded filter. From this analysis one can conclude that the sharpening techniques are suitable only for applications where gain response improvement is desired with reduced

Figure 4.17: Sharpened filter without delay

Figure 4.18: Sharpened filter with delay
4.2 Digital filters for noise attenuation

transition-band and not useful for those applications with emphasis on phase response. An important fact related to sharpening is the misleading representation of transfer function, usually it is shown as in Fig. 4.16(a) instead of Fig. 4.16(b). The gain performance in the pass-band and stop-band can be further improved with higher-order sharpening filters, but one should not forget that the phase of the filter increases with every increase of order. Due to higher phase of the overall system, it is not attractive to include sharpening along with CIC filter structures for control applications.

With only CIC filter, it may be very difficult to meet filter specifications. Compensation using FIR or sharpening technique may help in meeting bandwidth requirements but introduces phase which makes them unfit. Compensation based on second-order sine seems to be a good compromise of bandwidth and phase response and hence considered for discussion in the next section.

4.2.2 IIR filters

The use of IIR filters for digital signal processing is well addressed in literature and text books. The general block diagram of a simple IIR filter is shown in Fig. 4.19. Usually it is understood as a filter with multi-bit input data and multi-bit output data. In the case of ∆Σ it is a single-bit data stream that contains the information of the input analog signal and quantization noise. It is treated as high-frequency data with only two states. That implies, the bitstream can directly be fed into the filter wherein the quantization noise is extracted and only multi-bit digital data which corresponds to input analog signal is presented at the output. The transfer function of IIR filter can be represented as in (4.11), where $a$ and $b$ are the denominator and numerator polynomials, respectively. Simple direct realization of (4.11) is shown in Fig. 4.19. The polynomial for any order of filter configuration can be evaluated very easily using Matlab. E.g. polynomials of the sixth-order low-pass Butterworth filter are given in Table 4.2. The polynomials given in the table are for the case of $\frac{f_c}{f_s}=0.1$ (i.e. $f_c=100$ kHz (corner frequency of filter) and $f_s=10$ MHz (sampling frequency of filter)).

$$H(z) = \frac{y(z)}{x(z)} = \frac{\sum_{i=0}^{n} b_i z^{-i}}{\sum_{j=0}^{n} a_j z^{-j}} \quad (4.11)$$

One has to examine more carefully the numerator polynomials as they are very small. As the filter order increases, these values are expected to reduce further. The other reason for being small is due to the small ratio of filter corner frequency and the sampling frequency, which is usually around this number for ∆Σ filters.

4.2.3 Filter specification

The requirement of filter characteristics employed for data conversion of motor currents varies depending on used control scheme. Hysteresis controllers, such as in DTC (direct torque control) demand the measurement delay to be as small as possible while in the case
of PI-based current controllers delays in the range of 10–20 µs are acceptable. Along with small delay, the filter should also exhibit a very narrow transition-band. Keeping this in mind, the filter should have a bandwidth of 100 kHz with minimum stop-band attenuation of -60 to -80 dB. These specifications are reasonably adequate for most drive-control applications. To meet these requirements, filters should have a corner frequency of 100 kHz with a minimum stop-band attenuation of -60 to -80 dB. Following filter configurations closely meet these requirements:

- IIR structure: sixth-order Butterworth filter with a corner frequency of 100 kHz.
- CIC structure: CIC filter with design parameters $N=5$, $M=1$ and $R=28$, followed by second-order sine compensation.

The frequency response of these two filters is seen in Fig. 4.20(a) and the same plot zoomed around the corner frequency (100 kHz) is shown in Fig. 4.20(b). For IIR filters there is nothing new to be addressed, but for CIC filters the gain $\Delta$ in the compensation part is chosen such that the droop characteristic is reduced to enhance the bandwidth without any pass-band overshoot. The chosen value of $\Delta$ here is 0.25. The criterion for the selection will be discussed later in the implementation section. From Fig. 4.20, CIC and IIR filter responses meet our specifications, but in comparison the IIR filter performs better than the CIC filter. The IIR filter has very good transition and stop-band response together with a smaller phase, in comparison to the CIC filter. Smaller phase response of IIR filter indicates faster response or smaller delay of filtered output, which is indeed attractive from control point of view.

### Table 4.2: Transfer function polynomial (quantized) of Butterworth filter ((4.11))

<table>
<thead>
<tr>
<th>Polynomial</th>
<th>Value</th>
<th>Polynomial</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$b_0$</td>
<td>$8.5315 \cdot 10^{-10}$</td>
<td>$a_0$</td>
<td>1</td>
</tr>
<tr>
<td>$b_1$</td>
<td>$5.1189 \cdot 10^{-9}$</td>
<td>$a_1$</td>
<td>-5.757244</td>
</tr>
<tr>
<td>$b_2$</td>
<td>$1.2797 \cdot 10^{-8}$</td>
<td>$a_2$</td>
<td>13.815510</td>
</tr>
<tr>
<td>$b_3$</td>
<td>$1.7063 \cdot 10^{-8}$</td>
<td>$a_3$</td>
<td>-17.68737</td>
</tr>
<tr>
<td>$b_4$</td>
<td>$1.2797 \cdot 10^{-8}$</td>
<td>$a_4$</td>
<td>12.741617</td>
</tr>
<tr>
<td>$b_5$</td>
<td>$5.1189 \cdot 10^{-9}$</td>
<td>$a_5$</td>
<td>-4.896924</td>
</tr>
<tr>
<td>$b_6$</td>
<td>$8.5315 \cdot 10^{-10}$</td>
<td>$a_6$</td>
<td>0.784417</td>
</tr>
</tbody>
</table>
4.3 Implementation

Details of the test bench are listed in Appendix A.1. The above selected filter structures were implemented on a Xilinx Virtex-2P-XC2VP30 FPGA. The logic development of these algorithms is carried out with the Xilinx System-Generator toolbox.

4.3.1 CIC with second-order sine compensation

The cascade of CIC filters with the compensation structure is represented in block schematic in Fig. 4.21. The used parameters of the CIC filter are the same as above ($N=5$, $R=28$ and $M=1$). The transfer function of the CIC filter has been evaluated from...
(4.9) with the above selected parameters. Firstly the compensation part, which is only the 1st Fourier component of exact compensation as shown in Fig. 4.13, is discussed. The expected magnitude response of the compensation can be written as in (4.12). In (4.12), $\Delta \cos(\omega R)$ represents the 1st Fourier component of the ideal half-band compensation with the reducing gain of $\Delta$, to ensure no pass-band overshoot. Further it can be written as second-order sine function as seen in (4.12), hence in [DM2008] [DH2009] it is referred as second-order sine compensation. The equation (4.12) can further be simplified to (4.13).

$$|H_c(j\omega)| = 1 + \Delta \left[1 - \cos(\omega R)\right] = 1 + 2\Delta \left[\sin^2\frac{\omega R}{2}\right]$$  \hspace{1cm} (4.12)

$$|H_c(j\omega)| = 1 + \Delta \left[1 - \cos(\omega R)\right] = 1 + \Delta \left[1 - \frac{1}{2} \left(e^{j\omega R} + e^{-j\omega R}\right)\right]$$

$$= -\frac{\Delta}{2} e^{j\omega R} + (1 + \Delta) - \frac{\Delta}{2} e^{-j\omega R}$$  \hspace{1cm} (4.13)

From (4.13), it is very easy to write the transfer function in z-domain as in (4.14). The equation shows it is very simple to realize this compensation.

$$H_c(z) = -\frac{\Delta}{2} + (1 + \Delta)z^{-R} - \frac{\Delta}{2}z^{-2R}$$  \hspace{1cm} (4.14)

The screen shot output of the CIC filter structure realized on a FPGA is shown in Fig. 4.22. There is no specific reduction of data rate at the input of differentiator blocks. The implementation of compensation part is shown in Fig. 4.23. The space characterization of the CIC and compensation parts together is given in Table 4.3. The table reveals a small hardware space requirement for these filters. As they are very easy to design and realize too, they are very popular. Due to these advantages, many commercially available filter devices have CIC filters in the first stage followed by an FIR filter.

### 4.3.2 IIR filter

It is known that IIR filters can be represented in many different forms and realized in all these forms. Commonly known are the direct form shown in Fig. 4.19, transpose form, cascade form and the parallel form. Simplest among them to realize is the direct form. For a chosen sixth-order filter implemented in the direct form and its corresponding space requirement is shown in Table 4.3. With this method of realization, the slice utilization of the FPGA is very poor, which is mainly due to high-bit-wide polynomials (ref. Table 4.2). As the polynomials are constant values, only look-up-tables (LUT) of slices are utilized which means higher usage compared to flip-flops (FF) (ref. Table 4.3).

![Figure 4.21: Cascaded CIC and compensation structure](image-url)
4.3 Implementation

Figure 4.22: Implementation of CIC filter

Figure 4.23: Implementation of second-order-sine compensation

In order to overcome this drawback one can explore different forms of Butterworth filters, e.g. a cascaded structure. In this form of realization, higher-order transfer functions are decomposed into multiple reduced-order functions in cascade. For any even filter order, the transfer function is decomposed into a multiple cascade of second-order filters and odd orders as a multiple cascade of second-order filters and a first-order filter. Small sampling time used for filter realization on the FPGA allows to approximate the process to an analog system, as the error introduced using a simple numerical integration method such as first-order forward Euler is negligible. Hence one can directly employ continuous-time design rules for the filters. However, due to this discrete integration, condition for the stability of the filter is that the poles of the transfer function must lay within the circle of

Table 4.3: Logic usage for filter realization (% of respective available resource on FPGA utilized) LUT: Look-Up-Table FF: Flip-Flop

<table>
<thead>
<tr>
<th>Filter type</th>
<th>Different approaches</th>
<th>Slices</th>
<th>LUT</th>
<th>FF</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIC+Compensation</td>
<td>-</td>
<td>858 (6%)</td>
<td>1252 (4%)</td>
<td>593 (2%)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IIR</td>
<td>IIR-Direct</td>
<td>2874 (20%)</td>
<td>5154 (18%)</td>
<td>290 (1%)</td>
</tr>
<tr>
<td>approach</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IIR-Cascaded</td>
<td>535 (3%)</td>
<td>773 (2%)</td>
<td>344 (1%)</td>
</tr>
<tr>
<td>approach</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
radius = $\frac{T_s}{T_s}$ centered at $-T_s$ in the “s” plane. This implies, as the ratio between the filter sampling frequency to the corner frequency is very high, the performance of analog and discrete system will more or less be the same, as this ratio starts reducing it is necessary to investigate the stability and the performance details more carefully.

**Design method:** The approach employed here can be found in textbooks on filters [HL1979]. The transfer function of a sixth-order IIR filter and its cascaded form can be presented as in (4.15) where it is decomposed into a cascade of three second-order filters

$$H(s) = \frac{\omega_c^6}{s^6 + 3.863\omega_c^2s^5 + 7.464\omega_c^4s^3 + 9.141\omega_c^6s + 7.464\omega_c^8s^2 + 3.863\omega_c^{10}s + \omega_c^{12}} $$

(4.15)

where $\omega_c$ is the corner frequency of the sixth-order filter. The slowest among these three filters has to be used in the front of the structure to avoid overflow due to high overshoot.

Implementation of individual second-order filters can be understood very simply by considering an $R-L-C$ series circuit. The representation of the transfer function in a block schematic is shown in Fig. 4.24. The gains used before the integrators are the ratio of sample time $T_s$ to time constant, which is automatically normalized. The values for these three parameters can be chosen as given in (4.16) for the first second-order filter in (4.15).

$$H_1(s) = \frac{\omega_c^2}{s^2 + 0.517\omega_c s + \omega_c^2} = \frac{1}{s^2 + \frac{1}{LC} + s^2 + \frac{1}{RC}} $$

(4.16)

For the given corner frequency $\omega_c = 2\pi \cdot 100$ kHz, the product of $LC$ is fixed, thus it is necessary to assume one among these values to fix the other. By taking $C=10$ µF, values for $L$ and $R$ becomes 0.25 µH and 0.082 Ω, respectively. With 10 MHz of sampling frequency, i.e $T_s = 0.1$ µs, the corresponding gains in Fig 4.24 are $\frac{T_1}{\tau_1}=0.0325$ and $\frac{T_2}{\tau_2}=0.1214$.

These values are reasonably bigger and can therefore be represented with very small bit-wide. During implementation, only a bit-wide of 12 is utilized for these constants in all

**Figure 4.24:** Simplified block schematic of second-order low-pass filter ($\tau_1 = \frac{L}{R}$, $\tau_2 = RC$)
three filters. Although for the accumulator (integrator) 32 bits are enough, for a safer side 40 bits are being used. The logic usage for this implementation is presented in table 4.3. From the comparison of results listed in table 4.3, it turns out that this approach of implementation is the most efficient among all. It is not only attractive in terms of space or slices consumed, but also very efficient in utilizing these slices.

4.4 Experimental validation

Detailed time and frequency domain responses are carried out experimentally to evaluate the performance of implemented filters. Theoretical and experimental results from the

![Graph](image)

(a) Step response of compensated CIC filter

![Graph](image)

(b) Step response of IIR filter

Figure 4.25: Theoretical and experimentally evaluated step responses
Experimental gain and phase response for compensated CIC and IIR filters

From the time and frequency responses one can see that the IIR filter has better performance compared to the compensated CIC filter in most respects, except for a higher overshoot in the step response.

To calculate the resolution of the ADC from its SNR, usually the in-band noise of the signal is taken into account. This is valid provided the low-pass filter ensures the smallest transition-band and high stop-band attenuation. The signal and the filter power spectrum for both filter topologies are shown in Fig. 4.27(a) and 4.27(b), respectively. In these plots the plot with blue color refers to the frequency spectrum of the modulator output bitstream. Although it resembles the shape of an ideal modulator’s noise spectrum as in Fig. 4.8, it has higher power. This might be due to the non idealities of the practical
modulator and its associated circuit on the board. From these plots the following can be summarized for the filter spectrum:

- The designed filters have a corner frequency of 100 kHz.
- The frequency of the sinusoidal analog input signal is 75 kHz and in the output spectrum this signal is not attenuated in both cases.
- For the CIC response in Fig. 4.27(a) the lobes are clearly visible, occurring at multiples of $\frac{f_s}{R}$.

**Figure 4.27:** Power spectrum of $\Delta\Sigma$ modulator bitstream and filter output
• The bitstream and the filter output spectrum confirm the existence of harmonic
tones at multiples of input signal frequency, especially a very prominent one coming
at 150 kHz. This phenomenon is due to the nonlinear behavior of the ∆Σ modulator.

• These harmonic tones are well attenuated by IIR filter in comparison to CIC filter
because of its relatively smaller transition-band. For a better view of the transition-
bands see the bottom plot of Fig. 4.29.

From the spectra in Fig. 4.27, the filter output resolutions from both are expected to
have nearly similar values if only in-band noise is taken into account for SNR calculation.
But if noise components are taken until the filter bandwidth or little further, then an
IIR-based system will yield a marginally better result.

In Fig. 4.28 the resolution and the calculated SNR using the in-band noise as a function of
operating frequency up to 100 kHz is shown. Generally the SNR or the resolution is given
as a function of OSR, but here in order to get a clear understanding it is represented
as a function of input signal frequency. The shown SNR is the peak value and thus
the represented resolution is the best possible value. Comparison of the experimentally
evaluated values with the one given in the data sheet of the modulator is represented in the
same figure by a dotted line. At higher frequencies, the error between the experimental
and the ideal values is very small and increases, as the frequency decreases. This could be
due to the non-idealities introduced by the associated modulator circuitry and routing on
the printed circuit board. These non-idealities result in a noise as seen in the input signal,
4.5 Summary

In this chapter, an overview of ADCs is given with a detailed insight in the theoretical basis of the $\Delta\Sigma$ modulator. A special focus is given to the second-order modulator. Very popular and commonly considered as the most space-efficient filter for $\Delta\Sigma$ modulators, the CIC or SincK-filter is discussed. The typical procedures employed to enhance the gain performance of these CIC filters using the inverse-Sinc compensation and sharpening techniques are discussed, inherent characteristics of these topologies make them unsuitable for time-critical applications. Most of the past literature on filter selection for $\Delta\Sigma$ modulators emphasized that as a first stage a CIC filter has to be used to reduce the signal data rate and in the later stage an IIR or FIR filter can be used to shape the gain.

which ideally is a pure sinusoidal signal. To get an idea of how the filter’s steady-state output signal looks like for an input sinusoidal signal, refer to the top plot of Fig. 4.29. In the plot, the higher delay associated with the CIC filter compared to the IIR filter is easily observed. The figure also shows the comparison of the two spectra at the bottom.

Specific to drive-control application, a more realistic way of evaluating the resolution is considering the noise power in the region extending until the filter’s corner frequency or slightly more. To do that, the noise power until a frequency of 120 kHz is observed and the corresponding evaluated maximum resolution for the IIR and the CIC filter are 11.2 and 11 bits, respectively.

Figure 4.29: IIR and compensated CIC filter output signal and their power spectra for a 75-kHz input sinusoidal signal
response. Essentially in these investigations the phase response of the filter output was never focused. But in time-critical applications, along with the filter’s gain response the phase is also an essentially important factor. It is not important whether the filter has linear or non-linear phase response, compared with the magnitude of the phase angle in the operating region of the filter. Therefore it was found and demonstrated that a multi-stage filtering is not a good choice in this kind of applications. Also the popular sharpening technique for CIC filters was discussed and shown that higher delays are introduced by the cascaded structures which are also not suitable for the given requirements. From Fig. 4.14 and 4.15 it is clearly visible that even a small gain slope compensation for a CIC filter introduces a considerable amount of delay.

Furthermore it is proposed in this chapter to use the same data rate for the integrator and the differentiator sections of CIC filters to avoid the sampling delay which is unavoidable in conventional decimated configurations. The proposed concept is successfully demonstrated and it is shown that the resulting signal is more continuous in nature.

It is also a common presumption that the single-stage IIR filters are not suitable for \( \Delta \Sigma \) bitstream filtering. This contribution utilized a simple design procedure for the cascaded type IIR filter structure and it is proven that such a filter realization is more efficient in logic usage from the FPGA point of view (see table 4.3). The consumed FPGA space is even much smaller compared to CIC filters. Detailed analysis of the resulting noise spectrum and the calculated SNR and ENOB shows that IIR filters outperform CIC filters in all areas.
5 Design of Pulse-Width-Modulation-based Motor Control on a FPGA

In the previous chapter the utilization of FPGAs for efficient data acquisition was discussed. In this chapter the focus is on these generic components extending their application to realize highly dynamic PWM-based control. Well-known PWM-based control schemes of AC drives are Field-Oriented Control (FOC) and Indirect Stator-quantity Control (ISC). The FOC is also known as cascaded current controller and ISC as PWM-Direct Torque Control (PWM-DTC) or Space-Vector-Modulated-DTC (SVM-DTC) or constant-switching frequency DTC. The motivation of this chapter is to enhance the dynamic capabilities of PWM-based controls without increasing the inverter switching frequency, while at the same time keeping the total harmonic distortion (THD) in motor line currents very low. The approach used to design the controller is based on the assumption of a quasi-continuous realization instead of a sampled system. A quasi-continuous system whose sample time is in the range of few hundreds of ns is a close approximation of a continuous-time system. To achieve a high sampling rate, in today’s scenarios FPGA-based control platforms are more relevant and are therefore considered here as well. This chapter outlines the design procedure for the above mentioned control schemes, which is mostly based on an analytical approach. For better readability, the chapter is divided into two parts, FOC in the first, followed by ISC in the second.

Characteristics of highly dynamic motor drives
As the emphasis of this chapter is on highly dynamic control, it is necessary to understand their characteristics and requirements very clearly. In recent times, highly dynamic controllers are gaining more and more importance, specifically in the context of hybrid and electric propulsion systems employed in automobiles and compact servo drives for automation. These motors are typically characterized by a high number of pole-pairs in the range of 5–10 [YS2009]. This circumstance implies that the electrical frequency can go as high as 1–2 kHz and the drive should be capable of deep field-weakening or a wide constant-power region of operation. Due to the high power density and the type of windings used, the motor back-EMF is expected to have lower-order harmonics [EL2010] i.e., its waveform is non-sinusoidal. The control of these motors with the state-of-the-art regular-sampling technique would therefore result in only 5–10 samples per fundamental cycle at high speeds (at a sampling frequency of 10 kHz). This will tend to introduce beating effects and higher-harmonic distortion in the motor line currents. Identifying and compensating these harmonic frequency components of the back-EMF in the control loop is a difficult task. Hence these components always appear in the motor line currents and introduce torque oscillations corresponding to low multiples of the fundamental frequency. In order to overcome these problems, the closed-loop bandwidth for the torque control has to be increased adequately.
With the present regular-sampling control technique, the achievable controller bandwidth is restricted due to high dead-time in the loop. The controller sampling frequency is in the range of 10–20 kHz. Even with such high sampling rates, the achievable closed-loop bandwidth is well within 0.5–1 kHz. This may be adequate for standard drives, but barely enough for the above mentioned motor-drive types. Increasing the control bandwidth does not only help to overcome the above mentioned problems, but also has become a necessity, as one can summarize the motivation for extending the control bandwidth for the high speed drives as follow:

1. To ensure sinusoidal motor currents with
   - Non-sinusoidal back-EMF
   - Fluctuating DC-bus voltage
   - Small ratio of pulses per fundamental period.

2. To increase power utilization of drive by ensuring sinusoidal currents, because the safety margin can be reduced due to current ripple.

3. To provide high torque-control bandwidth for:
   - Active cancellation of drive-train oscillations
   - Cancellation of possible torque strokes from an active load.

Typical switching frequency employed in present inverters is in the range of 5–16 kHz. In this chapter, for the sake of discussion the switching frequency is fixed on lower side at 5 kHz. For experimental investigations a surface-mounted permanent-magnet motor (PMSM) and a Xilinx FPGA is used to realize the quasi-continuous controller. For the details of motor and test bench please refer to Appendix. A.1.

Both parts of this chapter have a common structure, starting with the theoretical evaluation of state-of-the-art controls followed by a novel quasi-continuous control design procedure, implementation details on a FPGA, experimental validation and finally a conclusion.

5.1 Field-oriented control

The principle of FOC is one of the greatest innovation in the field of AC drives [KH1969] [FB1972]. Today FOC is the common standard for control of AC motors in industries. The general structure of FOC or cascaded current control is represented as block schematics in Fig. 5.1. Usually it is realized on a DSP and classified in the category of sampled control systems. For the design procedure, the well-known regular sampling approach is used. In order to perform the detailed investigations on quasi-continuous control design, it is necessary to understand the state-of-the-art design procedure and their theoretical performances.
5.1 Field-oriented control

5.1.1 State-of-the-art FOC

The inner control objective of FOC is current; FOC consists of two parallel loops to regulate the flux- and the torque-generating current components independently [GL1980]. The control is mostly performed in a synchronously rotating reference frame, because therein steady-state alternating quantities become constant and hence the controller design is simpler. Different reference frames used in this chapter are rotor-flux reference frame $d/q$, stator-flux reference frame $x/y$ and stator (stationary-winding-fixed) reference frame $\alpha/\beta$, as represented in Fig. 5.2. The design procedure for current control is almost standard, one can find them directly in textbooks [LE1976]. To regulate these currents, mostly proportional-integral (PI)-type controllers are employed.

The voltage equations for the motor in $d/q$ coordinates can be written as in (5.1). This constitutes the motor’s armature model, where the input is voltage and the output current.

\[
\begin{align*}
    u_{sd} &= R_s i_{sd} + L_s i_{sd} - \omega L_s i_{sq} \\
    u_{sq} &= R_s i_{sq} + L_s i_{sq} + \omega L_s i_{sd} + \omega \psi_p
\end{align*}
\]  

(5.1)

With the assumption of exact compensation of back-EMF coupling terms underlined by the curly brackets in (5.1), the motor model reduces to a simple first-order delay function as shown in Fig. 5.3. Traditionally the current controller is realized on a DSP and hence the associated execution time is in the range of 50–100 $\mu$s.

![Figure 5.1: Cascaded motor control or FOC](image1)

![Figure 5.2: Vector representation of various reference frames of PMSM ($\alpha/\beta$: Stator coordinates, $d/q$: Rotor-flux coordinates, $x/y$: Stator-flux coordinates)](image2)
Depending on PWM period and execution time, a fixed-period interrupt is set in the processor and accordingly input and output are sampled in synchronization with the interrupt.

These sampled systems are designed using the well-known regular-sampling technique. In this approach pulse-width modulator (PWM), data and controller sampling are synchronized. The resulting system can be represented as in Fig. 5.3. The controller sampling frequency $f_c$ can be equal to or twice the PWM frequency $f_s$. If $f_c=f_s$, the sampling is performed once at each positive peak of the carrier in one PWM period (symmetrical regular sampling), and for $f_c=2f_s$ at each positive and negative peak of the triangle (asymmetrical regular sampling). This can be understood better from Fig. 5.4; blue, red and green correspond to carrier, reference and output signals, respectively. With regular sampling, the current ripple due to PWM voltage is filtered perfectly and only the fundamental component of the current is presented to the controller. The PWM module shown in Fig. 5.3 itself does not introduce any phase shift or delay in the control loop, hence it can be considered as unity gain in an equivalent linearized model as shown in Fig. 5.5(a).

![Figure 5.3: Regular-sampled discrete-time realization](image1)

![Figure 5.4: Regular sampling](image2)
The execution time of the control algorithms on a DSP is termed computational delay, it is one sampling step $T_c = \frac{1}{f_c}$ with regular sampling. An additional delay of $\frac{T_c}{2}$ is introduced by the sample-hold (S/H) mechanism, so the total delay or dead-time $T_\Sigma$ is $1.5 \cdot T_c$. This delay can possibly be increased further due to measurement and filtering delays.

In order to apply the continuous-time control law, the dead-time ($T_\Sigma$) is approximated as a first-order delay ($PT_1$) as shown in Fig. 5.5(b). Well-known methods used for controller design are Magnitude Optimum (pole-zero cancellation) and Symmetric Optimum. Regarding dynamic performance, both methods are more or less equal; specifically Magnitude Optimum is little better. On the other hand Symmetric Optimum scores better with regard to attenuation of disturbances which enter between controller and plant. In most applications this conventional disturbance entering the system can be neglected. Hence Magnitude Optimum is employed as a standard method to design these controllers, only this method is focused here.

**Design with Magnitude Optimum:** With a switching frequency of 5 kHz and the asymmetrical regular sampling approach, the maximum possible sampling frequency is $f_c = 10$ kHz and the same is considered here. Then correspondingly the controller sampling time and the dead-time are $T_c = 100$ µs and $T_\Sigma = 150$ µs, respectively. The open-loop transfer function for Fig. 5.5(b) can be written as in (5.2),

$$L(s) = G_{ci}(s)G_{T_\Sigma}(s)G_p(s) = \frac{K_{pN}(1 + sT_N)}{sT_N} \frac{1}{1 + sT_\Sigma} \frac{1}{1 + sT_s}$$

(5.2)

where, $G_{ci}(s)$, $G_{T_\Sigma}(s)$ and $G_p(s)$ correspond to transfer function of controller, dead-time and plant, respectively. In order to cancel the pole of the plant, the time constant for
PI-controller is taken as \( T_N = \frac{1}{R_s} \), which simplifies the open-loop transfer function to (5.3) and correspondingly the closed-loop transfer function to (5.4).

\[
L(s) = \frac{K_{pN}}{sT_s} \frac{1}{1 + sT_{\Sigma} R_s} \tag{5.3}
\]

\[
T(s) = \frac{K_{pN}}{sT_s (1 + sT_{\Sigma}) R_s + K_{pN}} \tag{5.4}
\]

To achieve the closed-loop damping \( \zeta = \frac{1}{\sqrt{2}} \), the gain has to be selected as \( K_{pN} = \frac{1}{2T_{\Sigma}} \) [LE1976]. Incorporating this gain back in (5.4), the closed-loop transfer function and its first-order approximation [LE1976] is given in (5.5).

\[
T(s) = \frac{1}{s^2 2T_{\Sigma}^2 + s2T_{\Sigma} + 1} \approx \frac{1}{s2T_{\Sigma} + 1} \tag{5.5}
\]

Hence the approximated closed-loop bandwidth is \( BW \approx \frac{1}{2T_{\Sigma}} = 3.33 \cdot 10^3 \text{s}^{-1} = 2\pi \cdot 530 \text{ Hz} \).

In order to validate this approximated design, a discrete-time modeling is considered. In the control loop, a time delay of one sample \( e^{-sT_c} \) for the computation is considered and for the controller gain the above designed value is taken. The open-loop Bode plots for both approximated and exact models are shown in Fig. 5.6. The open-loop response shows that if the gain is taken from the approximated model design, the actual performance in terms of overshoot is expected to be same or little higher, compared to the approximated model because of little lesser phase margin. The same can be seen in the closed-loop step response shown in Fig. 5.7(b). Closed-loop frequency response in Fig. 5.7(a) predicts that the more exact discrete model has \( 2.5 \cdot 10^3 \text{s}^{-1} \) more bandwidth which is also evident in the step response (Fig. 5.7(b)). The response implies that the gain evaluated with the approximated model matches very well the realistic system and the actual performance values are much higher compared to the approximation of (5.5). The exact model shows the possible bandwidth as high as 1 kHz. From the comparison one thing is clearly observed that the approximation of dead-time as \( PT_1 \)-type delay introduces a considerable error in the performance evaluation.

![Figure 5.6: Bode plot of open-loop transfer function (\( T_c = 100 \mu s \))](image-url)
5.1 Field-oriented control

As it becomes apparent from the above discussion, in the regular-sampled approach, even though the sampling rate is quite high, the bandwidth achieves hardly 1 kHz. From the course of study it is clear that the bandwidth can only be increased by reducing the sampling time and hence the dead-time $T_\Sigma$ in the control loop. This implies indirectly to reduce the computation time in the system. Looking back to the early 1970s, most of control realization was based on analog circuits (op-amps). Such an analog implementation does not introduce any dead-time in the system, so (5.5) indicates achievable bandwidth is high, theoretically even infinite. However, analog implementation has its own drawbacks such as offset, drift, non-linearity etc. and thus is not desired anymore. Hence one should aim to achieve the performance of analog realization on a digital platform.

Figure 5.7: Closed-loop frequency and time response with Magnitude Optimum
With minimized (≈zero) computation time and allowing the PWM module to accept continuously varying reference signals, it is possible to achieve a performance which is very close to continuous-time (analog) behavior on a digital platform. This can be referred as quasi-continuous in time. To process the continuously varying reference signals in PWM, only the carrier-based PWM is possible and the option of SVM-PWM is not viable.

To realize the quasi-continuous system, there are two different options for the control platform: Use a very-high-speed DSP or a true parallel-processing-capable FPGA. But in the present scenario, the FPGA is more appropriate and advantageous, compared to expensive high-speed DSPs. The computational delay of a control algorithm running on a FPGA is around few hundreds of ns which is very close to continuous-time execution. Based on this assumption, the first-order delay $T_{\Sigma}$ due to dead-time does not exist any more in Fig. 5.5(b). That makes the closed-loop system a simple first-order delay ($PT_1$); hence the achievable bandwidth can be as high as infinity.

This is however not true, because in Fig. 5.5(b) the PWM modulator is considered as a simple unity gain, which is true only for the case of regular sampling. The controller acts only on the mean value per pulse period of the current. Because the current ripple produced by the PWM voltage is always masked before it is sent to the controller, hence the controller output reference signal for PWM is also only an averaged signal. Due to this, the harmonic components of PWM and the reference signal components are far away in the spectrum and therefore one can assume that their interaction is of little importance. Hence, the behavior of the modulator is more of a constant gain. But with a quasi-continuous controller it has to be considered more carefully in the design.

With the quasi-continuous controller having a sampling time very small or negligible, there is no filtering of switching-frequency components as in the case of regular sampling for feedback current signals. The controller gain acts on the ripple part as well and correspondingly is seen in the input references of the PWM. Harmonic components that appear at the input of PWM signal are multiples of switching frequency and their sidebands. The response of PWM for these input signals is unpredictable because of its non-linear behavior for these frequency components. Hence, exact behavioral modeling of the modulator may be impossible and it is not the focus of this contribution. The modified control loop with the quasi-continuous realization is shown in Fig. 5.8.

![Control loop for quasi-continuous FOC](image.png)

Figure 5.8: Control loop for quasi-continuous FOC
The difference to Fig. 5.5(b) is that the dead-time due to computation does not exist any more and for simplicity the measurement delay in the feedback current is neglected.

**Design criteria:** Due to the presence of PWM harmonics in the feedback current, one has to keep in mind the following important basic criteria while designing the quasi-continuous PWM control:

1. No more than two switchings in one PWM period is allowed.
2. The reference signal for the PWM should never be forced into saturation in steady-state operation; otherwise uncontrolled over modulation with pulse dropping would be the consequence.

Additionally, the controller designed to satisfy the above two constraints should also ensure that the harmonic distortion (THD) produced in the motor line currents must be well within the allowed range.

**Design procedure:** The procedure adopted with the quasi-continuous time approach is expected to be much easier because the continuous-time control laws can be applied directly. Importantly, the designed system should satisfy the above mentioned criteria.

**To meet criterion 1:** No more than two switchings per PWM period can be ensured by controlling the slope of the reference signal. Two different conditions depending on the relative slopes between the reference and the carrier are depicted in Fig. 5.9. Fig. 5.9(a) corresponds to the condition when the slope of the reference voltage (in red) is higher compared to that of the carrier (in blue). In this particular case it is clearly visible that the output changeover happens four times, which basically violates the fundamental requirement of the PWM. On the other hand, if the reference slope is ensured to be lower compared to the carrier as depicted in Fig. 5.9(b), the changeover happens only twice in one PWM period. Therefore, to satisfy criterion 1, the controller has to make sure that the slope of the reference signal is always lower than the slope of the carrier.

The PI-controllers for highly dynamic applications can be approximated as high-gain P-controllers, because the task of the integrator is only to compensate the steady error.

![PWM output with slope of reference voltage (red) higher and lower compared to carrier slope (blue)](image)

**Figure 5.9:** PWM output with slope of reference voltage (red) higher and lower compared to carrier slope (blue)
With this, the slope of the reference voltage can be computed very easily by evaluating the slope of the control error signal. One can easily assume the slope of the current reference signal as very small ($\approx$ zero), because it is the output of the speed/flux-controller, which is usually slow in comparison to the current-controller output. Then it is necessary to evaluate the product of the actual current slope caused by the PWM voltage and the controller gain to find the reference-voltage slope. The slope of the motor current $d$- and $q$-axis components can be computed with help of the voltage equations. Equation (5.6) calculates the slopes for $i_{sd}$ and $i_{sq}$, where $u_{sd}$ and $u_{sq}$ are the actual applied voltages. The slope of these currents depends on the motor speed (or modulation index $M$) and the load conditions, where $M$ is the normalized peak value ($0 < M < 1.15$) of the respective sinusoidal phase voltages $M = \frac{\hat{u}}{u_{dc}/2}$.

$$i_{sd} = \frac{1}{L_s} [u_{sd} - R_s i_{sd} + \omega L_s i_{sq}]$$

$$i_{sq} = \frac{1}{L_s} [u_{sq} - R_s i_{sq} - \omega \psi_p + L_s i_{sd}]$$

(5.6)

Equation (5.6) is used to find the maximum slope in the $d$- and $q$-axis reference voltages by multiplying with the respective controller gains ($K_{pN_d}$, $K_{pN_q}$). In order to utilize the maximum DC-bus voltage, instantaneous “zero-sequence” or “common-mode” voltage injection is performed [WM1991]. Hence, while calculating the individual phase reference-voltages slope from the ($d$- and $q$-) components, the gain enhancement due to the zero-sequence component injection has to be taken into account. The maximum allowable slope of the input reference signals can be as high as $\frac{V_{dc} \cdot f_s}{2} = \frac{V_{dc}}{100 \mu s} = 3.2 \cdot 10^6$ Vs$^{-1}$. Based on this maximum value, the allowable gain for both controllers can be calculated as given below:

$$K_{pN_d} = \frac{3.2 \cdot 10^6 \text{ Vs}^{-1}}{\text{Max}(i_{sd}) \text{ As}^{-1}}, \quad K_{pN_q} = \frac{3.2 \cdot 10^6 \text{ Vs}^{-1}}{\text{Max}(i_{sq}) \text{ As}^{-1}}$$

As the denominator quantity is a function of $M$ and $i_{sq}$, the current slopes and the respective controller gain values are represented as function of these quantities in Fig. 5.10(a) and 5.10(b), respectively. It is evident that the gain values are varying as a function of modulation index and load, represented as $q$-axis current in pu$^1$. Using these gains in the controller ensures no more than two switchings in one PWM period.

**To meet criterion 2:** Second criterion for the selection of the controller parameters has to ensure that in steady-state operation the reference voltages are not driven into saturation even for a short time. Normally with FOC the maximum possible voltage of an inverter driving the motor is always little bigger than the rated voltage of the motor. But, this margin voltage is only valid for the fundamental component of the reference voltage. If the reference has a switching ripple (case with quasi-continuous control) with a value more than the margin, then it will obviously saturate the reference voltages when the motor is operating close to the rated speed. According to this, one can imagine that the controller gain can be higher in the lower speed range due to higher margin to

$^1$pu (per-unit): is normalized value with respective rated quantity
saturation level, while at higher speed there is very little margin and thus relatively small gain. In order to investigate this issue, one should have an understanding of the ripple current as a function of speed or the modulation index $M$.

The PWM applies the pulse voltage to the motor, the mean value over the PWM period being equal to the input reference voltage. The instantaneous difference between the reference and the actual applied PWM voltage introduces the current ripple along with the fundamental (or average value per PWM pulse period) current component. Researchers have worked on analytical evaluation of this current ripple for loss calculations in the motor [BS1988] [AR2009]. These papers give some clues for the ripple current to be evaluated analytically. The ripple current in phase $a$ can be written as in (5.7),
\[ \Delta i_{sa} = \frac{u_{dc}}{2L_s} \int \Delta u_{sa} \, dt \] (5.7)

where \( \Delta u_{sa} \) is the normalized difference voltage between the applied PWM phase-to-neutral and the reference sinusoidal voltage (with zero-sequence voltage injected). This voltage can be written as a function of switching signals \((S_a, S_b, S_c)\); the switching signal can have two states: +1 or -1.

\[ \Delta u_{sa} = u_{sa} - u_{sa}^* = f(S_a, S_b, S_c) - u_{sa}^* \] (5.8)

For the evaluation process, in (5.8) the DC-link voltage \( u_{dc} \) is assumed to be constant and the switching-time delays of the inverter switches are neglected. The instant of switching of these voltages can be evaluated analytically using a small iterative program as a function of modulation index \( M \). It is very important to mention that in the iteration program, especially at very low modulation index, the introduction of a DC bias current is possible. A lead function can be used to block this bias. Fig. 5.11 shows the current ripple with the respective reference phase voltage. The reference signal is sinusoidal with zero-sequence component injected. The plot in Fig. 5.11(a) is corresponding to \( M=0.5 \) and Fig. 5.11(b) for \( M=1 \). The peak-peak current ripple is not constant in the whole cycle for the respective modulation indices. The ripple will not force the reference into saturation with higher gains at lower speeds, while gain adaptation is essential as the motor runs at

![Graph showing current ripple for different modulation indices](image)

**Figure 5.11:** Current ripple with respective phase voltage for different modulation indices
higher speeds. Also, the saturation mainly occurs during peaks of the reference-voltage signals. Hence the gain evaluation has to consider the peak-peak current ripple around the peak of reference signal.

In the considered case, the inverter has a voltage margin of around 27% at the rated steady operating condition of motor. This is not true in all cases, but usually a margin in the range of 10–15% is common. Importantly the gain at higher modulation index has to be evaluated very carefully, because only there one may end up in saturating the reference-voltage, thereby introducing unwanted additional low-order harmonics. The possible gain in the controller as a function of modulation index for both $d$- and $q$-axis controllers can be evaluated as shown in Fig. 5.12.

In order to satisfy criteria 1 and 2 together for the final gain values, among the Figs. 5.10 and 5.12, the smallest value has to be chosen for respective operating points. Selected final gain values as function of modulation index are shown in Fig. 5.13, where the black line corresponds to the final gain. With this variable gain the closed-loop bandwidth is also varying as shown in Fig. 5.14. Discussion on the bandwidth is detailed later in this section. Let’s first investigate the THD produced by these controller parameters.

**THD of motor current:** The procedure used to calculate the current ripple has been extended further to calculate the THD. The difference in calculating THD for regular-sampled and quasi-continuous control exists in the reference voltage used in (5.7).

- For regular-sampled control: Purely sinusoidal reference signal (with zero-sequence injected) is used in (5.7) to calculate current ripple and THD.

- For quasi-continuous control: Reference voltage is calculated by adding purely sinusoidal reference signal (with zero-sequence injected) and ripple current (calculated from the above regular-sampled method) multiplied with controller gain. This voltage is used further in (5.7) to calculate the THD.

![Figure 5.12: Peak-peak ripple current and maximum possible controller gain as function of modulation index (for $U_{dc}=320$ V, $f_s=5$ kHz, $L_s=5.3$ mH)](image)
The THD curves from both methods are presented in Fig. 5.15. The difference is not at all considerable, it indicates that the PWM attenuates switching harmonic reference components to a great level. The control design being based on the above procedure, it is still possible to approximate the PWM behavior as a constant gain for the steady-state case. With this assumption, the closed-loop current controller is reduced to a first-order delay.

**Enhancement of dynamics using feedback delay:** The regular-sampled control discussed above does not consider any delay in the feedback signal. In real systems, one cannot avoid these delays. Any additional delay will reduce the damping of the closed-loop system and hence reduce the achievable performance. In contrast to this, in quasi-continuous control addition of delay in the form of low-pass filtering will enhance the performance in terms of higher dynamics and lower THD. It is hard to believe because one always tend to think that any additional delay in feedback will reduce the margin for the dynamics. Here with the quasi-continuous approach, the closed current loop is reduced to a simple first-order delay which implies that the phase margin is equal to $90^\circ$. In order to achieve better dynamics, damping has to be reduced hence the margin
5.1 Field-oriented control

![Diagram](image)

**Figure 5.15:** Evaluated harmonic distortion at rated current \((U_{dc}=320 \text{ V}, L_s=5.3 \text{ mH}, f_s=5 \text{ kHz})\)

is expected to be around 60° to 70°. This will indeed have adverse consequence of higher damping for the disturbance transfer behavior.

In a real system one can expect some form of low-pass filtering in the current feedback system. These filters can be exploited in two ways: The frequency characteristics of the filter can be used to adjust the phase margin to increase bandwidth, or the controller gain can possibly be chosen higher than what is prescribed in Fig. 5.13, due to reduced slope and magnitude of ripple. This is possible only if the corner frequency of the filter is smaller than the main harmonic frequency (in current), i.e. at \(2f_s\).

For a qualitative understanding of bandwidth enhancement, let us consider the minimum gain from the plot shown in Fig. 5.13, which covers all other operating points. This is corresponding to 60 Ω. There is first-order lag in the feedback with time constant \(τ\). The closed-loop responses for different \(τ\) are shown in Fig. 5.16.

The bandwidth corresponding to minimum gain 60 Ω in Fig. 5.14 is 1.8 kHz; this can be enhanced with a feedback delay. Details are tabulated in Table 5.1 and also graphically depicted in Fig. 5.16. The performance of control dynamics can still be improved by using higher-order delays in feedback. Another possibility is increasing the controller gain, provided the chosen filter characteristic reduces the magnitude and the slope of the current ripple which is possible only if \(τ > \frac{1}{(2\pi \cdot 10^6)} s^{-1} = 15.9 \text{ µs}\).

**Table 5.1:** Bandwidth and phase margin as function of feedback delay

<table>
<thead>
<tr>
<th>No</th>
<th>First-order delay</th>
<th>Bandwidth kHz</th>
<th>Open-loop phase margin</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0 µs</td>
<td>1.8</td>
<td>90.0°</td>
</tr>
<tr>
<td>2</td>
<td>10 µs</td>
<td>2.05</td>
<td>83.5°</td>
</tr>
<tr>
<td>3</td>
<td>20 µs</td>
<td>2.44</td>
<td>77.5°</td>
</tr>
<tr>
<td>4</td>
<td>30 µs</td>
<td>2.88</td>
<td>72.1°</td>
</tr>
<tr>
<td>5</td>
<td>40 µs</td>
<td>3.17</td>
<td>67.3°</td>
</tr>
</tbody>
</table>

Important points necessary to be kept in mind with the highly dynamic controllers are:

- Ideally the bandwidth of control can be increased as high as the switching frequency, but this may produce a high over- or undershoot due to non-linear delay introduced
by the PWM for transient step inputs. The delay is predominantly increased, as bandwidth approaches switching frequency.

- In practice, PI-controller outputs have saturation to limit the maximum value. For large control error (usually occurring with step command), the output is saturated immediately and hence the full “small-signal” dynamic capabilities cannot be demonstrated.

![Graph](image)

**Figure 5.16:** Closed-loop response with first-order delay ($\tau$) in feedback

### 5.1.3 Implementation

Fig. 5.17 shows the complete block schematic of the structure implemented on the FPGA with important blocks marked. The System-Generator tool from Xilinx has been used for implementation.
Data acquisition system: This module consists of logic for acquiring rotor position, motor line currents and voltage information. The position sensor installed on the PMSM is an absolute encoder with a serial synchronous interface (SSI). The resolution of the signal is 13-bits and represented in Gray code. For acquiring other analog signals such as currents and voltage, analog to digital converters (ADC) are necessary. Here, delta-sigma ($\Delta\Sigma$) modulator based ADCs are used; for more details refer to chapter 4. To remove noise from the modulator output bitstream, a simple 4th-order cascaded IIR-type filter is used instead of using complex higher-order filters. There is no stringent constraint on filter design as it is planned to utilize its characteristics to program the feedback delay. The used filter structure is shown in Fig. 5.18. The first filter with a corner angular frequency of $50\cdot10^3$ s$^{-1}$ is chosen to adjust the phase margin to enhance dynamics. The later filter is mainly used to improve the attenuation of quantization noise of the $\Delta\Sigma$ modulator; the chosen corner frequency is four times as that of first filter. To ensure overshoot staying within the limits, the damping factor $\zeta$ of the filters is taken as 0.707. The corresponding responses are shown in Fig. 5.19. With the filter in the feedback and the controller gain $K_{pN}=60$ Ω, the expected torque bandwidth is around 3.5 kHz; almost 3.5 times of the sampled system. Utilizing further higher-delay filters will increase bandwidth, but one has to face other adverse consequences, as the basic assumption of compensating feedforward terms without any delay is no more valid. To capture the measurement data for the demonstration, an additional filter with minimum delay has been used.

Controller: Most of the variables used here for controller implementation are with Q16.14 binary representation (16-bit width, binary point after 14th bit). Multipliers used are with 32-bit-width output and take three clock latencies for the process. In order to ensure higher accuracy for the controller, 32-bit resolution is used for integrators. Multiplication of two variables is done with 18X18 embedded multipliers. Multiplication of a variable and a constant is performed by shifting and summing function, to save embedded resources. For coordinate transformation, the sine and cosine of the position is realized using a look-up table (LUT) for the whole cycle with length of 1024 points of Q16.14 format. The other arithmetic operations such as division and square-root and trigonometric functions are also performed with LUTs. Specific to the PWM module, instantaneous zero-sequence component and saturation function are coded in Matlab’s .m function block and then embedded into System-Generator.

External interface: The output of control, i.e. the switching Boolean signals $S_a$ (aH), $S_b$ (bH) and $S_c$ (cH), are buffered and isolated (optically) before sending to inverter.
5.1 Field-oriented control

For data monitoring which is helpful in debugging a soft-scope is built on the FPGA. The trigger for data storage on the FPGA and transfer of data from there to the PC is performed using a serial RS-232 communication as seen in Fig. 5.17.

**Space characterization:** The amount of hardware required to map the compiled logic on the FPGA is characterized by the number of slices occupied. The efficiency of the mapping process is measured based on how good the resources of the slices are utilized. The FPGA device used to map the logic is Xilinx Virtex-2P-XC2VP30. The details of the hardware requirement are tabulated in Table 5.2. The total time taken for the execution of the FOC logic is around 720 ns (18 latencies), the estimation needs 480 ns (12 latencies) and the controller 240 ns (6 latencies).

### 5.1.4 Experimental validation

To investigate the control performance, the test-bench setup can either be operated in constant-speed or in constant-torque mode by means of the load-machine control. As the focus of investigation is mainly on the regulation of torque and flux, the evaluation with a constant-speed operation of the load machine is more suitable. The test bench consists of PMSM and induction machine as load, the details are given in Appendix A.1. The induction machine is operated in speed-controlled mode with the help of a GUI application provided by the manufacturer.

**Table 5.2:** Space characterization of implementation (LUT: Look-Up-Table, FF: Flip-Flop)

<table>
<thead>
<tr>
<th>Control</th>
<th>Slices</th>
<th>LUT</th>
<th>FF</th>
<th>Block RAM</th>
<th>Multipliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>FOC</td>
<td>3325</td>
<td>5996</td>
<td>2195</td>
<td>31</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>24%</td>
<td>21%</td>
<td>8%</td>
<td>22%</td>
<td>11%</td>
</tr>
</tbody>
</table>
The basic idea of continuously varying reference-voltages applied to the PWM module is shown in Fig. 5.20. The frequency of the carrier shown in red is 5 kHz and the reference in black. The reference signal has the mentioned instantaneous zero-sequence component along with the controller output reference signal. Transients like step torque input can saturate the reference voltages. But that mainly depends on the change in magnitude of step and the operating speed. The control performance discussed in section 5.1.2 is with the presumption of unsaturated reference voltages (small-signal behavior). Dynamics of control under such operating conditions are shown in Fig. 5.21, with the motor operating at zero speed and a small torque step command given. Increase in the operating speed or higher torque step command will saturate the output voltage of the controller immediately. E.g., when the motor is operating at zero speed and the rated torque step command is applied, it is observed that the reference voltage is saturated immediately, as evident from Fig. 5.22. Similarly in Fig. 5.23, saturation of reference voltage is shown for the motor operating at 0.85 pu of rated speed.

The $q$- and $d$-axis current responses during transients give an idea of the dynamic performance of the controller. They are shown in Fig. 5.24 for the unsaturated voltage condition. In this figure, the blue-lined plot represents the theoretical continuous behavior of the actual experimental setup, corresponding to a bandwidth of 3.5 kHz. Experimental $q$-axis current response matches very closely to the theoretical continuous behavior. The timing of response in Fig. 5.24 may vary around these, depending on the instant of transient and carrier signal position. With regard to $d$-axis current control, a transient in current is visible even when output voltage is not saturated. This small change in current is because of delayed compensation of feed-forward terms, due to the current measurement filter. Basically there the fundamental assumption is violated in the controller design. Measured currents in Fig. 5.24 have small high-frequency noise, which is caused by the quantization noise of the ADC.
Figure 5.21: Carrier and reference voltage in unsaturated case

Figure 5.22: Reference-voltage saturation for step torque at 0 pu speed

Figure 5.23: Reference-voltage saturation for step torque at 0.85 pu speed
Figure 5.24: $q$- and $d$-axis current responses of FOC under unsaturated condition (0 pu speed)

Plots in Fig. 5.25 show $q$- and $d$-axis current responses during saturated voltage condition. The transient time is clearly longer than in the unsaturated case (Fig 5.24). With regard to $d$-axis current regulation, the performance is poor, especially for this case. It is mainly due to halted integrators in the PI-controllers, which are not reacting upon the control error. Regarding finally the harmonic distortion, the experimentally evaluated THD at rated load condition is compared with the theoretically (Fig. 5.15) calculated values as shown in Fig. 5.26, indeed matching very well.
5.1 Field-oriented control

5.1.5 Summary

This first part of the chapter presents a detailed overview of the design procedure for regular-sampled control. The realistic control bandwidth of sampled FOC is reviewed with a theoretical performance evaluation. The quasi-continuous time approach for the PWM-based FOC control is proposed and a detailed analytical approach to design the controller is presented. To realize this in digital domain, a true parallel-processing-capable FPGA has been utilized; the implementation details are presented. The specific achievements with the quasi-continuous controllers are:

- Quasi-continuous approach for FOC ensures that the controller dynamics can be improved to a greater level compared to a sampled controller, without increasing the switching frequency of the inverter.

- Harmonic distortion (THD) produced by the highly dynamic quasi-continuous controller is always around the best possible range of regular-sampled control.

- Small delays in current measurement in the range of few µs are unavoidable due to practical reasons. How these delays can be exploited to enhance the dynamic performance in case of quasi-continuous FOC is demonstrated satisfactorily.

![Figure 5.26: Comparison of analytical and experimental values for the THD at rated current](image-url)
5.2 Indirect Stator-quantity Control

Indirect Stator-quantity Control (ISC) is a well-known control method for AC drives for more than two decades [UB1989] [JK1990] [HJ1995]. Many variants of this control method have been proposed by researchers, details can be found in [BK2004]. One of the most commonly used structures of ISC is represented in Fig. 5.27. A very important and basic aspect necessary to be noticed in the picture is the way flux and torque are controlled. In case of FOC, torque and flux control are decoupled and independent, while here they are controlled in a cascaded fashion.

5.2.1 State-of-the-art ISC

In ISC, the idea of torque control is the same as in conventional hysteresis DTC [TN1986] or DSC [DE1988], i.e. controlling the angle between the stator- and the rotor-flux vector ($\delta_T$ in Fig. 5.2), while the stator-flux magnitude is regulated by means of feed-forward voltage terms. The shown control scheme can be realized in the stationary or in the synchronously rotating reference frame. In this contribution, the realization is based on the stator-fixed reference frame. The analysis and the design of the control system in both cases of reference frames remain more or less the same.

Control principle: The stator voltage can be represented in stator coordinates as the summation of time-derivative of flux and ohmic stator voltage drop,

$$u_s = \dot{\psi}_s + i_s R_s.$$  \hspace{1cm} (5.9)

The electromagnetic torque is the cross product of rotor permanent-flux vector $\psi_p$ and the stator-current vector $i_s$. It can also be represented as given in (5.10).

$$T = \frac{3}{2} p \left[ i_s \times \psi_p \right] = \frac{3}{2} p \left[ \left( \frac{\psi - \psi_p}{L_s} \right) \times \psi_p \right]$$

$$= \frac{3}{2} \frac{p}{L_s} \left[ \psi_p \psi_s \sin(\delta_T) \right] \propto \sin(\delta_T)$$ \hspace{1cm} (5.10)

where $\psi_s$ and $\psi_p$ are the stator- and rotor-flux magnitudes. Equation (5.10) implies that the torque can be controlled by the angle between stator- and rotor-flux vector directly.
with the assumption of constant flux magnitudes. Therefore, for a given torque reference \( T^* \), the required reference torque angle \( \delta^*_{T} \) can be generated using (5.10). With known rotor-flux position \( \epsilon \) and the command of torque angle \( \delta^*_{T} \), the required stator-flux position \( \theta^*_s = \epsilon + \delta^*_{T} \) can be located. With the help of (5.9), the required voltage vector to bring the stator-flux vector from its present location to the required location can be evaluated. The stator-flux magnitude reference is set depending on the torque command. This is because the stator-flux is the vectorial sum of the rotor-flux vector and the part contributed by the stator-current vector via the armature inductance \( L_s \). The details of above explanation can be understood more clearly with Fig. 5.28 which also gives an idea how the difference equation can be realized in a sampled system.

**Control design:** The PWM with zero-sequence involved in the control loop, it is possible here also to utilize asymmetrical regular sampling for the controller design with 5 kHz switching frequency and 10 kHz controller sampling frequency. The control loop is divided into two parts in a cascaded fashion, the inner flux control and the outer torque control shown in Fig. 5.29. In the original ISC described in [UB1989], the predictive slip compensation is performed in the torque control which indeed make the torque and the flux control function parallel instead of cascade. In the further discussion we would like to continue with the cascaded structure.

A very important note for the design is that the dead-time due to computation is necessarily to be considered in the innermost loop. The control and the plant model together can be represented as shown in Fig. 5.29 for better and easy understanding. The block schematic in this figure gives a clear connection between the control and the plant modules and helps in simplification of loops.

**Flux controller:** The assumption of exact compensation of the stator-resistance drop on the controller side in Fig. 5.29 simplifies the flux controller as shown in Fig. 5.30. It is not to be confused with flux-vector control, here voltage reference is actually calculated in feed-forward manner as given below.

\[
u^*_s = \frac{\Delta \psi_k}{\Delta t}, \text{ where } \Delta \psi_k = \psi^*_k - \psi^*_{k-1}
\]

As pointed out above, the dead-time in the control loop is to be considered in the innermost loop, hence it is taken care in Fig. 5.30. In this flux loop, the time divisor \( \Delta t^{-1} \) (for numeric difference) actually acts as a constant gain and it can be defined as \( K \).

![Figure 5.28: ISC voltage vector generation](image-url)
Figure 5.29: ISC plant and control model
The open-loop gain for the system shown in Fig. 5.30 can be represented in $s$ and $z$ domain as in (5.11). The corresponding open-loop Bode plot with $K=1$ is shown in Fig. 5.31.

\[
L_1(s) = \frac{K e^{-sT_c}}{s} \left[ \frac{1 - e^{-sT_c}}{s} \right] \\
L_1(z) = K \left[ \frac{0.0001z^{-2}}{1 - z^{-1}} \right] \tag{5.11}
\]

In order to have adequate damping for the closed-loop flux response, one can choose upper end of phase margin, but that has to ensure the closed-loop response has a unity gain until the operating frequency range of the motor. The considered motor has a rated fundamental frequency of 250 Hz ($1.57 \cdot 10^3$ s$^{-1}$). Depending on the operating range, e.g., taking field-weakening into account, the control loop has to be adjusted. Keeping this in mind, a higher damping in the flux-loop does not make sense. In order not to loose much gain for the flux control, the phase margin is reduced to $57^\circ$. The corresponding

\[
G_m = 80 \text{ dB (at 10.5k s$^{-1}$)}, \quad P_m = 90 \text{ deg (at 1 s$^{-1}$)}
\]

![Open-loop Bode plot for $L_1(z)$](image-url)

**Figure 5.31:** Open-loop Bode plot for $L_1(z)$
gain $K$ for this phase margin is 3550 s$^{-1}$, i.e. approximately $\Delta t = 280$ µs. With this gain the closed-loop transfer function is found as in (5.12).

$$T1(z) = \frac{0.355z^{-2}}{1 - z^{-1} + 0.355z^{-2}}$$  \hspace{1cm} (5.12)

Bode diagram and step response for the transfer function (5.12) are shown in Fig. 5.32. In the frequency plot, the closed-loop bandwidth for the flux-loop is observed as high as $8.5 \cdot 10^3$ s$^{-1}$ or $2\pi \cdot 1.35$ kHz. The overshoot observed in the step response is around 8%, because of non-conservative phase margin considered in the design.

Torque-controller design: From Fig. 5.28 it is clearly visible that no additional torque controller would be necessary, provided one can construct the reference torque angle perfectly from the reference torque and the reference flux vector is regulated without any delay. If these two criteria are met, the output of the speed controller or the independent torque reference can directly be used to drive the flux control. But that is not truly the case, because the flux-loop dynamics is finite and therefore cannot ensure the proper regulation of the reference angle. Hence there always exists a difference between the actual and the reference angle. Also the quality of torque regulation is highly dependent on the construction of the reference torque angle. With ideal assumptions it may work, but usually in practice to ensure reliable torque regulation an additional torque-controller is preferred at the cost of reduced closed-loop torque dynamics.

For design, the compensation of gain factors such as stator- and rotor-flux magnitudes in the controller is assumed to be exact as of the plant values. With these assumptions the plant for the torque-controller design is simply $T1(z)$ which is given in (5.12). By looking at the Bode plot (Fig. 5.32) and the transfer function $T1(z)$, it seems that a simple PI-controller with an appropriate time constant will meet the performance requirements. The reset time constant of the PI-controller is chosen same as the corner frequency of

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{bode_plot.png}
\includegraphics[width=0.5\textwidth]{step_response.png}
\caption{Frequency and time response of closed-loop flux-controller}
\end{figure}
the double pole of the flux-loop transfer function $T_1(z)$. Then, the open-loop transfer function for the complete torque loop can be given as in (5.13). To avoid any additional sampling delay, the integrator of the torque PI-controller is discretized using the bilinear or Tustin’s approximation. It is necessary because computation delay and sampling are already included in the design of the flux control.

$$L_2(z) = \left[K_{pN} + \frac{K_{pN} T_c}{T_N} \frac{1 + z^{-1}}{1 - z^{-1}}\right] T_1(z)$$  \hspace{1cm} (5.13)

With $K_{pN}=1$ and $T_N=\frac{1}{8 \cdot 10^3 s^{-1}}=125 \mu s$, the open-loop Bode response is shown in Fig. 5.33. In order to achieve a good compromise between closed-loop bandwidth and damping, the phase margin is chosen as $55^\circ$, while the corresponding gain is $K_{pN}=0.31$. With this gain, the expected closed-loop response in frequency and time domain is shown in Fig. 5.34. The closed-loop torque bandwidth is around $6.5 \cdot 10^3 s^{-1}$ and the overshoot observed in the step response is close to 6%. The bandwidth is almost the same as that of sampled FOC but the overshoot is higher in comparison. It is understandable, because the considered ISC structure has a cascade of two controllers, while FOC has independent single controllers.

### 5.2.2 Quasi-continuous control design

A detailed introduction of the quasi-continuous control has already been given in section 5.1.2. To design the controller, it is required to consider the similar criteria defined for FOC, due to the presence of PWM in the loop. Unlike FOC, in the proposed ISC the torque is controlled via the flux-control loop in a cascaded fashion. Similar to the above sampled control, here also controllers are considered one after the other for the design procedure. Quasi-continuous FOC design has focused mainly on the current ripple introduced by the PWM voltage at the motor terminals. However, ISC does not have any particular controllers which act on the current, instead the controllers acting on the
torque and flux have ripple introduced indirectly by the PWM voltage. In order to make
the analysis simpler, the torque and the flux ripple (which will be used in the design
procedure) can be defined as a function of the current ripple as in (5.14) and (5.15), respectively:

\[
\Delta T = \left[\frac{3}{2} p \psi_p \right] \Delta i_{sq} \tag{5.14}
\]

\[
\Delta \psi_s = \int (u_s - u_s^*) \, dt = L_s \Delta i_s \tag{5.15}
\]

**Control design:** The flux-controller gain \(K\) calculated in the previous section was auto-
matically restricted by the controller dead-time. Due to the neglect of this dead-time
(because it is too small) in the quasi-continuous approach, the inner flux loop turns out
to be a simple first-order delay. Ideally the gain for \(K\) is infinite, but to have flexibility in
the torque-controller design one can fix the gain of the flux loop such that it gives just the
adequate performance to regulate the alternating flux references. The rated frequency of
the motor is 250 Hz. With field-weakening considered the flux loop is designed such that
it gives a bandwidth around 1 kHz. The corresponding gain is

\[ K = \frac{1}{150 \mu s} = 6666.66 \, s^{-1}. \]

To make the design approach further simpler, the torque-controller time constant \(T_N\) is
selected as the time constant of the flux-loop, i.e. 150 \(\mu s\).

The slope and the peak-peak ripple of the reference voltages are the important factors
for control design. Both these factors are finally decided in the flux controller. Ripple
and slope of the reference and the actual signal at the input of the flux control have to
be evaluated, to find finally the factors for the reference voltages. Unlike in FOC where
the reference currents were assumed as free of ripple and slope, in this case the input
flux reference cannot be considered as ripple-free, because it is the output of the torque
controller. The proportional and the integral gains of the torque controller act on the
actual torque ripple (ref. (5.14)) and the ripple carries this further in the reference torque

![Figure 5.34: Frequency and time response of closed-loop torque control](image)
angle $\delta^*_T$. Hence a ripple will be seen in both $\alpha$- and $\beta$-flux references. If the mean value of the torque angle is $\overline{\delta}_T$, the ripple is defined as $\Delta \delta_T$. This ripple can be evaluated from (5.16) using (5.10); the ripple of the flux reference has the opposite sign of the torque ripple due to the subtraction at the input of the torque controller.

$$\Delta \delta_T \approx \frac{2}{3} \frac{L_s}{p} \Delta T$$

**Slope calculation:** The slope of ripple which appears before the flux-controller gain $K$ is the sum of the slopes contributed by the reference and the actual flux components. The reference slope is a function of the actual torque ripple slope and the torque PI-controller gain. In case of FOC the slope enhancement of the integral part of the controller was completely neglected because of its high time constant. But here in ISC one cannot neglect the integral gain in the torque-controller because the integral time constant is much smaller in comparison and hence contributes to the slope. The steady-state representation of the torque ripple and correspondingly the slopes from the proportional (P: in black) and integral channel (I: in blue) and from both together (PI: in red) of the torque PI-controller are represented in Fig. 5.35. In the figure $T_{on}$ and $T_{off}$ correspond to increasing and decreasing torque-ripple timings, respectively. For a particular operating point they are evaluated using (5.17), wherein the idea is to consider the maximum slope, hence the applied $q$-axis voltage taken as $\frac{2u_{dc}}{3}$.

$$T_{on} = \frac{2}{3} \frac{\Delta T}{p} \frac{L_s}{\psi_p} \left( \frac{2u_{dc}}{3} - \omega \psi_p \right)$$

$$T_{off} = 0.5 T_s - T_{on}.$$ 

Further, the slope of the torque-controller output can be evaluated by using (5.18) and (5.19).

![Figure 5.35: Slope of torque-controller components](image-url)
Slope during $T_{on}$:

$$S_{PT_{on}} = -\frac{K_p N}{\psi_s} \left( \frac{2u_{dc}}{3} - \omega \psi_p \right)$$

$$S_{IT_{on}} = \int \frac{S_{PT_{on}}}{T_N} dt \quad (5.18)$$

Slope during $T_{off}$:

$$S_{PT_{off}} = -S_{IT_{on}} \frac{T_{on}}{T_{off}}$$

$$S_{IT_{off}} = \int \frac{S_{PT_{off}}}{T_N} dt \quad (5.19)$$

where the slopes during on and off time for $P$- and $I$-part of the controller are represented as $S_{PT_{on}}$, $S_{PT_{off}}$ and $S_{IT_{on}}$, $S_{IT_{off}}$, respectively. To solve (5.18) and (5.19), a simple numerical method can be used. The timings seen in Fig. 5.35 are arbitrary, they change with the operating point ($\omega$), which is well taken care by (5.17).

In the control scheme, the reference torque angle $\delta^*_T$ is added to the rotor-flux position $\epsilon$ to find the reference stator-flux-vector position $\theta^*_s$ and with known flux-reference magnitude $\psi^*_s$ one can estimate the reference flux vector in stator coordinates. With the help of Polar to Cartesian transformation of this flux vector one can find the $\psi^*_s$ and $\psi^*_s$ flux-reference components. Using the already calculated ripple slope from (5.18) and (5.19), the slope for these reference fluxes can be found; the procedure is briefed below. In steady-state operation $\theta^*_s$ can be presented with the mean and the ripple of the reference torque angle.

$$\theta^*_s = \theta_s + \Delta \delta^*_T = \left[ \epsilon + \bar{\delta}_T \right] + \Delta \delta^*_T$$

The reference flux component can be evaluated with the help of the transformation.

$$\psi^*_{sa} = \psi^*_s \cos(\theta^*_s) = \psi^*_s \cos(\theta_s + \Delta \delta^*_T)$$

To calculate the slope, the time derivative of the above equation is essential.

$$\dot{\psi}^*_{sa} = \psi^*_s \left[ -\sin(\theta_s + \Delta \delta^*_T) \right] \left[ \dot{\theta}_s + \Delta \dot{\delta}_T \right]$$

$$\approx \psi^*_s \left[ -\sin(\theta_s) \right] \left[ \dot{\theta}_s + \Delta \dot{\delta}_T \right]$$

$$\approx \psi^*_s \left[ -\sin(\theta_s) \right] \left[ \omega + \Delta \dot{\delta}_T \right]$$

It is evident from the above equations that the slope depends on the speed and the slope of the reference torque-angle ripple; under-braced term (calculated using (5.18) and (5.19)). Due to the negation of torque slope at the torque-controller summation, one will see a reduction in the peak value of slope in the above equation as the motor speed increases.

The total slope which appears at the output of the flux-controller summation is the instantaneous addition of reference and actual flux slopes. For simple understanding, the slopes of these two signals just before the gain $K$ of the flux-controller can be represented as in Fig 5.36. The bold blue line shows the maximum and the minimum limits of slope.
for the actual flux: The shape resembles the applied phase-to-neutral voltage and the maximum value corresponds to $\frac{u_{dc}}{15}$. The maximum slope of the control error ($\psi^{*}_{s\alpha} - \psi_{s\alpha}$ and $\psi^{*}_{s\beta} - \psi_{s\beta}$) can be evaluated by adding the slopes shown in the figure. As the slope of the actual flux cannot be controlled, the only possibility is in controlling the reference flux, because it is a function of torque-controller parameters. The maximum allowable slope of the flux-controller error ($S_{FErr}$) can be calculated back from the maximum allowable slope of the reference voltage ($S_{Carrier}$) as given in (5.20).

$$S_{FErr} = \frac{S_{Carrier}}{K} = \frac{u_{dc} \cdot 2f_s}{K} = \frac{320 \cdot 10^{-3} V_s^{-1}}{6666.66 s^{-1}} = 480 V.$$  (5.20)

Based on (5.20), the torque-controller gain has to be adjusted such that the reference-voltage slope will never go beyond the maximum limit. While satisfying this criterion, the additional slope incorporated by the zero-sequence injection in PWM should also be taken into consideration. The evaluated gain $K_{pN}$ for the torque-controller which satisfies the slope constraint needs to be cross-verified for the other criterion, i.e. maximum allowable peak-to-peak ripple in the reference voltages.

**Peak-to-peak ripple calculation:** The maximum ripple in flux difference appears at the peak of the reference voltage. The peak-to-peak stator-flux ripple magnitude can be defined as

$$\Delta\psi = L_s \Delta \dot{i}_s + K_{pN} [1 + K_i] L_s \Delta \dot{i}_s.$$  (5.21)
The ripple given in (5.21) has two parts, the first part is contributed by the ripple-current vector $\Delta \mathbf{i}_s$ via the stator-armature inductance and the second part is also due to the same factors through the torque control, wherein it is modulated by the controller gains. The ripple in vector $\Delta \mathbf{i}_s$ is calculated from (5.7) as a function of modulation index. Similar to the slope calculation, here also the integrator gain for the ripple contribution from the reference flux vector has been taken into account. Therefore in (5.21) the additional variable $K_i$ is defined as approximated integral gain for the current-ripple frequency i.e. $2f_s$. The gain can be calculated from the simple transfer function of the integrator, i.e.

$$K_i = \left| \frac{K}{f\omega} \right| = \frac{K}{2\pi 2f_s} = \frac{666.66 \text{ s}^{-1}}{2\pi 10 \cdot 10^3 \text{ s}^{-1}} = 0.11.$$ 

Based on the available voltage margin and with the help of (5.21) it is possible to evaluate the maximum possible torque-controller gain $K_{pN}$ as function of the modulation index $M$. The allowable maximum gain $K_{pN}$ which can be used in the torque controller satisfying both criteria can be plotted as shown in Fig. 5.37. Graphs with different colors represent the gains with the respective criterion: Red and blue colored plots for the gain values vs. $M$ for the criteria 1 and 2, respectively. In order to satisfy both criteria, one has to choose the smaller value represented as dashed black line. The possible bandwidth of the controller is also shown in Fig. 5.37.

The achievable bandwidth at lower speeds may not be too high, compared to the sampled controller. It has to be remembered that the phase margin of the torque control in the whole range is still $90^\circ$ because the closed torque-loop has been reduced to a simple first-order delay. Similar to FOC, here also the phase margin can be exploited to enhance the performance. A more practical feedback delay can be introduced in the current measurement system. For the sake of simplicity, let us assume that both feedback paths have the same delay characteristic. With the smallest gain $K_{pN}=1$ from Fig. 5.37 corresponding
to the modulation index $M = 0$, the bandwidth enhancement as a function of the feedback first-order delay is shown in Fig. 5.38. From the figure, it is visible that with the introduced delay in feedback, the control response has been enhanced considerably. It is always possible to make the system performance better by designing appropriate delays for the individual loops instead of choosing the same value. It is more logical to use the feedback-filter characteristics to reduce the ripple magnitude and the slope as it further eases enhancing the controller gains and bandwidth for control.

With regard to comparison with the quasi-continuous FOC, the ISC is still behind. All depends on tuning the controller carefully as it is not too difficult to achieve the performance of FOC. The tuning of the controller refers to adjustment in the gains of the controllers, depending on the feedback-filter characteristics. E.g. if the filter is able to reduce the peak-peak current ripple by 25%, then the controller gain can directly be increased by 50%, because the ripple has been reduced in the reference as well in the actual value of flux. It is also applicable to the criterion of slope as well. Here further tuning of control will not be dealt with as the focus is on developing an analytical platform for designing controller while satisfying very important criteria.

5.2.3 Implementation

The ISC control structure needs very few multiplications in the algorithm, due to the absence of coordinate transformations. The complete control is realized in $\alpha/\beta$ coordinates. That is one of the biggest advantages compared to realizing it in the synchronously rotating coordinate system. The detailed presentation of the implementation does not make sense as most of the parts have been dealt with in the FOC section. Data acquisition, monitoring, and PWM sections are same as seen in Fig. 5.17. However, it is worth to describe the remaining parts viz. the estimation and the controller (Fig. 5.39). In general, variables used for the implementation are in the Q16.14 binary representations

![Figure 5.38: Enhancement of closed-loop torque-controller bandwidth as function of feedback delay](image-url)
(16 bit width, binary point after 14th bit). In order to ensure higher accuracy for the PI-controller, 32-bit integrators are used.

**Estimation:** The estimator block acquires the current and the position information from the data acquisition system. The filters used in the current measurement have the similar characteristics as in FOC. The required stator-flux components are simply estimated using the vectorial summation of permanent-magnet flux and stator-armature flux i.e.

$$\psi_s = \psi_p + L_s i_s.$$

The stator-flux vector is calculated component-wise in stationary coordinates ($\psi_{s\alpha}$ and $\psi_{s\beta}$), which are directly used in feed-forward terms for the flux control to evaluate the final reference-voltage values. The estimate of torque is performed using the cross product of stator-flux vector and current vector

$$T = \frac{3}{2} p \left( \psi_s \times i_s \right) = \frac{3}{2} p (\psi_{s\alpha} i_{s\beta} - \psi_{s\beta} i_{s\alpha}).$$

**Controller and voltage vector generation:** The stator-flux reference for the surface-mounted PM machine operating in rated flux operating region is simply a function of torque reference. It is calculated using,

$$\psi_s^* = \sqrt{\psi_p^2 + \left( L_s \frac{2}{3 \psi_p^2 T^*} \right)^2},$$

requiring a square-root operation. It is implemented with a LUT on the FPGA with the help of a small memory block. To evaluate the references in the flux controller, it is necessary to have reference and actual flux in stationary coordinates. In order to find
them, the output of the torque controller, i.e. \( \delta_T \), and the reference-flux magnitude (which is a function of \( T^* \)) are used as below,

\[
\psi_{s\alpha}^* = \psi_s^* \cos(\epsilon + \delta_T^*) \\
\psi_{s\beta}^* = \psi_s^* \sin(\epsilon + \delta_T^*)
\]

The LUTs are used to evaluate the \( \text{sine} \) and the \( \text{cosine} \) values in the above. If the FPGA does not have enough memory, then a single LUT can be used for both \( \text{sine} \) and \( \text{cosine} \) with a little additional logic for the multiplexed architecture as discussed in section 3.4.

Finally the voltage references are generated using following equation.

\[
u_{s\alpha}^* = [\psi_{s\alpha}^* - \psi_{s\alpha}] K + i_{s\alpha} R_s \\
u_{s\beta}^* = [\psi_{s\beta}^* - \psi_{s\beta}] K + i_{s\beta} R_s
\]

**Space characterization:** The amount of hardware required to map the compiled logic on the FPGA is characterized by the number of slices occupied. The efficiency of the mapping process is measured based on how good the resources of the slices are utilized. The device used to map the logic is the same as used with FOC, i.e. Xilinx Virtex-2P-XC2VP30. Details of the hardware requirement are tabulated in Table 5.3, the space characterization shown in table is not optimized for the resource utilization.

**Table 5.3:** Space characterization of implementation (LUT: Look-Up-Table, FF: Flip-Flop)

<table>
<thead>
<tr>
<th>Control</th>
<th>Slices</th>
<th>LUT</th>
<th>FF</th>
<th>Block RAM</th>
<th>Multipliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>ISC</td>
<td>3540</td>
<td>6287</td>
<td>2076</td>
<td>35</td>
<td>5</td>
</tr>
<tr>
<td>25%</td>
<td>22%</td>
<td>7%</td>
<td>25%</td>
<td>5%</td>
<td></td>
</tr>
</tbody>
</table>

**5.2.4 Experimental validation**

The focus of investigation is similar to what has been carried out in the previous part for the FOC, mainly on the control regulation of torque and flux. Hence, investigation with constant speed of operation is more suitable. The test bench consists of PMSM and induction machine, the details of the test bench and the motors ratings are given in Appendix A.1. The induction machine is operated in speed-controlled mode with the help of the GUI application, provided by the manufacturer. The PWM module which accepts the quasi-continuously varying reference voltages is similar to the one in Fig. 5.20. Transients such as step-torque input can saturate the reference voltage, but saturation mainly depends on the magnitude of the step and the operating speed. The theoretical control performance discussed in the above design section was with the presumption of unsaturated reference voltages during the transients (small-signal behavior). The dynamics of control under such operating conditions is shown in Fig. 5.40.

From the analytical study we have learnt that FOC has higher bandwidth compared to ISC. Due to this reason the peak of the reference voltage for the step command in case
of FOC is much higher than ISC; it is evident from the comparison of Fig. 5.40 and 5.21. As the reference voltages for the saturated condition resemble the responses seen in FOC (Fig. 5.22 and 5.23), it is unnecessary to repeat here.

The feedback filter for the current measurement used here remains the same as the one in FOC (ref. Fig. 5.19). The experimental results for control dynamics and regulation can be seen in Fig. 5.41 for a step torque input with same operating conditions as in Fig. 5.24. In this figure, the blue-colored graph corresponds to continuous behavior of the actual experimental setup, which shows the bandwidth as 2 kHz. The experimentally evaluated

![Figure 5.40](image1)

**Figure 5.40:** Carrier and reference voltage during 50% rated torque transient under unsaturated conditions

![Figure 5.41](image2)

**Figure 5.41:** Torque and flux-magnitude response with ISC under unsaturated condition (0 pu speed)
torque response matches very close the theoretical continuous behavior. The timings for the experimental graph will vary depending on the instant of the step in relation to the carrier-signal position. With regard to flux regulation, even with voltage unsaturated, flux magnitude control does not seem to be highly dynamic. Looking back, with FOC also under the same unsaturated condition there was a transient seen in the $d$-axis current. There the delay in the current measurement and hence delay in compensating the feed-forward terms was found as the cause. Here the same holds true for flux regulation.

The plot in Fig. 5.42 shows the torque and flux responses for ISC during saturated voltage conditions with the same operating conditions as in Fig. 5.25. Flux regulation is poor compared to the Fig. 5.41; due to the halted integrator in the PI-controller. The dynamic performance of the torque controller particularly in these conditions can be improved using the dynamic field-weakening technique [HJ1995] [AS2008]. The dynamic torque responses of FOC (Fig. 5.25) and ISC (Fig. 5.42) match very close, because the controllers do not have much influence under saturated condition. Estimated torque and flux in Figs. 5.41 and 5.42 have small high-frequency noise, it is due to the quantization noise of the ADC in current measurement. Finally for harmonic distortion in the motor line currents the evaluated numbers correspond closely to those shown in Fig. 5.26.

### 5.2.5 Summary

In this second part of the chapter, an overview of a regular-sampled control for ISC with a simplified approach for the control design is given. The quasi-continuous time approach for this PWM-based control is proposed and a detailed analytical approach to design
the controller is presented. To realize it on a digital hardware, a FPGA capable of true parallel processing has been utilized; implementation details are presented. From the experiments it is proved that with the quasi-continuous approach the controller dynamics can be improved reasonably, compared to a sampled controller without increase in switching frequency of the inverter. Also the harmonic distortion produced by this highly dynamic control is low and well around the best possible value. The small delay in current measurement in the range of few microseconds is unavoidable due to practical constraints. In the quasi-continuous approach these delays can be exploited to enhance the dynamic performance, similar to FOC.

As mentioned in the previous section, with a feedback low-pass filter it is possible to reduce the slope and ripple of the measured values of the motor line currents which allows the designer to further tune the controller to achieve highest dynamics.
6 Design of Direct Torque Control on a FPGA

In the previous chapter a detailed study of a FPGA-based quasi-continuous PWM-based control has been presented. In this chapter the design of hysteresis-type Direct Torque Control (DTC) [TN1986] will be discussed. DTC is known as the best in the class for the dynamics. However, the switching frequency of the inverter under DTC is mainly decided by the flux- and the torque-controller output switching counts. It is known that with fixed hysteresis bands [AH1993], the switching frequency is varying as the operating point changes. It is possible, however, to keep the averaged switching frequency constant by adaptation of the hysteresis bands. The switching frequency is a function of both torque and flux bands, so that one can find different combinations of the flux and torque bands to achieve a particular switching frequency. However, which combination of bands is optimal for the control is a very important question. In this chapter, it is proposed to select the hysteresis bands based on the criterion of minimum distortion in the motor currents for the required switching frequency. An analytical procedure is presented to calculate these optimal bands for the permanent-magnet synchronous motor. These analytical results are first cross-verified with simulation studies and finally validated by detailed experimentation. In order not to degrade the hysteresis control performance by computational delay, a FPGA-based control platform is used for realizing a quasi-continuous DTC. Due to the quasi-continuous approach for the implementation, the analytical investigations are expected to become simpler and clearer.

6.1 Introduction

DTC for AC motor drives is known in drives industry for more than two decades. Another control similar to DTC is the Direct Self Control (DSC) [DE1988]. Both inventions have been published around the same time in the middle 1980s. These controls are known for their highest control dynamics of torque regulation and both of them utilize hysteresis controllers to regulate the torque and flux of the motor. The main difference exists in the trajectory of the flux control: DSC guides the flux vector along a hexagonal trajectory (or 18-corner), while with DTC it is circular. The application of DSC is seen mainly in high-power traction drives [AS2004], because it can cope with rather low switching frequencies, which is a characteristic of such drives. DTC is utilized with low and medium power drives due to its better THD and as higher switching frequency are available [ABB-01] [ABB-02]. Our discussion in this chapter is limited only to DTC.

The standard DTC is very simple to implement. The control performance does not depend much on parameter variations, compared to the cascaded current control or FOC.
DTC, however, has the inherent problem of a varying switching frequency with constant hysteresis bands, which is undesired for some applications. In order to improve this, researchers have worked on different approaches. Contributions [UB1989] and [HP1992] presented a similar control structure, which had the similar concept for torque-control as in [TN1986] [DE1988], but combined with space-vector modulation (SVM). That indeed ensures the constant switching frequency, however the inherent robustness and the dynamics of original DTC or DSC is being lost with this approach. Extensive research has been seen in this direction, a detailed survey can be found in [BK2004]. In [NT1997] and [KK1995] some additional modifications of the basic DTC are proposed to improve the switching frequency performance. Very few publications worked on detailed analytical approaches to analyze DTC: In [CG1994] an evaluation of the switching frequency as a function of the hysteresis bands is given with a focus on the reduction of iron losses due to the higher flux ripple. A similar analysis is also presented in [KS2001], where analytical calculations of the flux- and the torque-controller switching are performed to evaluate the switching frequency. Both publications [CG1994] and [KS2001] address that the switching frequency is not linearly related to the THD, and suggested that the flux-controller band has to be kept reasonably narrow in comparison with the torque-controller band. Similarly a prediction technique is employed to improve the conventional DTC’s torque- and flux-ripple performance in [GP2009] [BV2010]. In spite of many such developments in DTC, still it has not been able to make a significant impact in capturing the market of standard and servo drives. In fact, this is still dominated by PWM controls; the reasons lie in their lower total harmonic distortion (THD) and the constant switching frequency of the inverter.

None of the publications from the literature survey has proposed a strategy how to select the hysteresis bands in order to keep the switching frequency constant and/or to aim for optimal THD design. In this chapter, the main focus is to present a completely analytical and off-line approach to evaluate the optimal hysteresis bands, which ensure constant switching frequency for the whole operating region of the drive. The criterion for the selection of the hysteresis bands is based on the minimum distortion or THD in the motor currents. In the course of the proposed method’s evaluation procedure, comparisons with simulation results are given at every step. After the off-line evaluation of the optimal hysteresis bands, experiments are carried out for the validation.

It is well known that the performance of the hysteresis controllers depends very much on the computational delay or dead-time of the control. In order to ensure the control realization behaving very close to continuous-time performance, a FPGA is used for control implementations. As the analysis of continuous-time systems is much simpler, compared to sampled systems, this circumstance also provides a greater flexibility for the control behavior analysis.

This chapter is organized as follows: In section 6.2, an analytical evaluation of the torque- and flux-controller output frequencies, the inverter switching frequency and the THD of

\[ \text{Though the current is not exactly ‘harmonic’, we use further the introduced term ‘THD’}. \]
motor currents as a function of speed and load is given. These analytical findings are compared with simulation results at every step. The criterion for selecting the optimal hysteresis bands depending on the operating point of the motor is also presented in the same section. Details of implementation on the FPGA platform for the proposed control structure are presented in section 6.3. Experimental results are given in section 6.4, containing a detailed comparison with analytical findings and a comparative performance study in terms of dynamics and current distortion with PWM-based controls, which have been discussed in chapter 5. This chapter closes with section 6.5 in which some final conclusions are drawn.

6.2 Analytical analysis of DTC

6.2.1 Basics of DTC

Henceforth wherever DTC is mentioned, it is always referred to the original conventional hysteresis type [TN1986]. The common realization of DTC is on a sequentially executing digital signal processor (DSP). However, such a realization will incorporate computational delays and hence a dead-time in the control loop, which is typically in the range of 25–50 µs. With such control realization, DTC performance cannot be predicted accurately. To analyze the potential maximum performance of DTC, it is necessary to assume a continuous-time realization, which can be a close approximation in a quasi-continuous way with very small sampling times. The basic block diagram representation of DTC is shown in Fig. 6.1. For the discussion in this chapter we have chosen a permanent-magnet synchronous motor (PMSM) with surface-mounted magnets. The corresponding motor parameters can be found in Appendix A.1.

The fundamental idea of torque-control in DTC is controlling the angle between the stator- and the rotor-flux vectors, which is also known as the torque angle $\delta_T$. To do this, there is no need of position information of the rotor flux or the exact position of the stator flux. It is only required to know in which sector of the hexagon (as marked in Fig. 6.2) the stator-flux vector is. With this information, to increase the torque the flux-vector is accelerated from the present position in the direction of rotation with the help of appropriate active voltage vectors ($v_1, v_6$). E.g. in sector 1, voltage vector $v_2$ and $v_3$ are used (see Fig. 6.2); $v_2$ increases both the flux magnitude and the torque, while $v_3$ increases the torque, but reduces the flux magnitude. Similarly, for sector 2 vectors ($v_3, v_4$), sector 3 ($v_4, v_5$), sector 4 ($v_5, v_6$), sector 5 ($v_6, v_1$), and sector 6 ($v_1, v_2$) are used. The torque produced increases with the sine of the angle between stator-flux and rotor-flux vector, see (5.10). At lower speeds, the stator-flux vector can be moved away from the rotor-flux vector very quickly, which implies faster torque increase. This behavior slows down with speed increase, because the rotor-flux vector is following up with higher speed.
The torque produced in a PMSM is a result of the interaction between the rotor flux, i.e. the permanent flux of the magnets, and the stator current. Hence, the stator flux consists of the linkage with the rotor flux and the part contributed by the stator current via the stator-armature inductance. Therefore, unlike in the case of induction machines with FOC, in PMSM the flux magnitude reference is a function of the torque reference, as it is depicted in Fig. 6.1 (which was also seen in case of ISC). In order to regulate the torque in either direction, the torque controller usually includes a three-level hysteresis. For the flux-controller it is adequate to employ a simple two-level hysteresis, because it regulates only the magnitude. The outputs of torque and flux controllers and the sector of flux location are the inputs to the look-up table (LUT), to select appropriate voltage vectors as mentioned above. In order to keep the switching frequency low, active vectors are only used to increase the torque, while for reducing the torque the zero-voltage vector $v_0$ or $v_7$ is applied in case of positive speed. In case of negative speed, the strategy is opposite.
Virtually, angle ($\theta_s$) and magnitude ($\psi_s$) of the stator flux remain unchanged while the zero-voltage vector is applied; this is due to the small resistive voltage drop. Hence the flux-controller output is expected to remain unchanged during this period. Depending on the inputs from the controllers and the stator-flux location, the look-up table (LUT) will choose the switching signals for the inverter. From the basic understanding of hysteresis controllers, it is evident here that the switching signal will not change periodically like in the case of PWM controls. Hence, one can define the switching frequency as the number of pulses (two switch change-overs in opposite directions count as one pulse) within a time interval. The time interval should be long enough for better averaging. Following notations are used for the different frequencies of the control:

- $F_\psi$: Frequency of flux-controller output
- $F_T$: Frequency of torque-controller output
- $F_s$: Switching frequency of inverter (averaged number of changes of switch $S_a$, $S_b$ and $S_c$, respectively)

The switching frequency of the inverter can be approximated via the torque- and the flux-controller output frequency as,

$$F_s \approx \frac{F_\psi + F_T}{3} \quad (6.1)$$

because the switching commands are distributed among the three phases. From the above (6.1) it is evident that the inverter switching frequency $F_s$ can be controlled by varying $F_\psi$ or $F_T$ or both together. Hence it is essential to do a detailed theoretical analysis how these individual frequencies $F_\psi$, $F_T$ vary with the operating point of the motor. The steady-state operating condition of the motor should be considered for the analysis, because transients are short and of little importance in the context.

### 6.2.2 Detailed insight of DTC

The analysis of torque- and flux-controller output frequencies is done with the following assumptions:

- Steady-state operating condition: The load disturbances are neglected, the speed is considered as constant and positive (anticlockwise rotation of vectors)
- DC-link voltage of the inverter is constant
- Motor is operating in constant-torque region
- Control is realized in continuous-time fashion.

The behavior of the flux trajectory in any sector resembles that of the other sectors. This is because in any sector different combinations of two active vectors are used, both increase the torque, but always the leading vector of the nominated pair reduces the flux magnitude, while the trailing vector increases the magnitude. Therefore, if the analysis is
carried out for only one sector, it is possible to extend it to the complete cycle of rotation. Hence, only sector 1 is considered in the following analysis.

To make the analysis easier, it is preferred to use different coordinate systems. The rotor-flux d/q coordinate system is used to analyze the torque controller and the stator-flux aligned x/y coordinates for the flux controller.

### 6.2.2.1 Evaluation of torque-controller frequency $F_T$

The stator-voltage equations in d/q components can be written as

$$
\begin{align*}
    u_{sd} &= R_s i_{sd} - \omega L_s i_{sq} + L_s \dot{i}_{sd} \\
    u_{sq} &= R_s i_{sq} + \omega (L_s i_{sd} + \psi_p) + L_s \dot{i}_{sq}
\end{align*}
$$

(6.2)

where $R_s$, $L_s$, $\psi_p$, and $\omega$ are the stator resistance, inductance, rotor permanent-flux linkage and the speed, respectively. The electromagnetic torque for the considered PMSM can be given as

$$
T = \frac{3}{2} p \psi_p i_{sq} \propto i_{sq}
$$

(6.3)

where $p$ is the number of pole pairs. From (6.3), torque can be independently controlled by controlling the current in the q-axis, and hence the small increase or decrease of torque within the hysteresis band of $\Delta T$ can be written as,

$$
\Delta T = \frac{3}{2} p \psi_p \Delta i_{sq}.
$$

(6.4)

The time taken to produce a change $\Delta i_{sq}$ in the q-axis current can be written as in (6.5), using (6.2). In (6.5), with the assumption of the constant-torque region of operation (and a surface-mounted PMSM), the mean value of $i_{sd}$ is zero and the effect of its instantaneous value as voltage drop $\omega L_s i_{sd}$ is very small and hence neglected:

$$
\Delta t = \frac{L_s \Delta i_{sq}}{u_q - \omega \psi_p - R_s i_{sq}}
$$

(6.5)

where $u_q$ is the applied voltage vector in the q-axis. The value of time taken by the controller to increase the torque from the lower to the upper hysteresis threshold shall now be defined as $t_{23}$ and the time to decrease it back to lower threshold is $t_0$ (depicted in Fig. 6.3). During the rising slope in interval $t_{23}$, the driving voltage $u_q$ is the q-component of the vectors $v_2$ and $v_3$, respectively. For an averaging calculation, $u_{23q}$ is resulting from a weighted mean value of $v_{2q}$ and $v_{3q}$ according to their duty ratios $\alpha_2 = \frac{t_2}{t_{23}}$ and $\alpha_3 = \frac{t_3}{t_{23}}$, respectively,

$$
u_{23q} = \alpha_2 v_{2q} + \alpha_3 v_{3q} = u_{2q} + u_{3q}
$$

(6.6)

where $v_{2q}$ and $v_{3q}$ are the q-axis voltage contributed by the vectors $v_2$ and $v_3$, respectively. Note that $\alpha_2 + \alpha_3 = 1$. 
During the falling slope, the zero-voltage vector is applied, so that $u_q$ is zero in the interval $t_0$. Consequently the timings can be evaluated as follows:

$$
t_{23} = \Delta i_{sq} \left[ \frac{L_s}{u_{23q}} \frac{L_s}{u_{23q} - \omega \psi_p - R_s i_{sq}} \right] \quad (6.7)
$$

$$
t_0 = \Delta i_{sq} \left[ \frac{L_s}{0 - \omega \psi_p - R_s i_{sq}} \right]
$$

Time behavior depicted in Fig. 6.3, holds that the flux-controller output frequency is higher than that of the torque control, the calculation of $t_{23}$ does not depend on such an assumption. In a different situation, when during a complete rising torque ramp only either $v_2$ or $v_3$ are applied, $t_{23}$ can be understood as the statistical mean value for the whole cycle.

In order to calculate these timings it is necessary to evaluate $u_{23q}(\theta_s)$. At first, the components $v_{2q}, v_{3q}$ shall be determined. From Fig. 6.2, it can be seen that the angle of the $q$-axis measured from the stator-fixed $\alpha$-axis is $[\theta_s - \delta_T + 90^\circ]$. With some basic coordinate transformation that results in

$$
v_{2q}(\theta_s - \delta_T) = u_{dc} \frac{2}{3} \cos(\theta_s - \delta_T + 30^\circ)
$$

$$
v_{3q}(\theta_s - \delta_T) = u_{dc} \frac{2}{3} \cos(\theta_s - \delta_T - 30^\circ).
$$

So we can learn that these components depend on the angle $[\theta_s - \delta_T]$. The resulting curves are shown in Fig. 6.4. It is visible that at the start of sector 1, which is the marked interval from $-30^\circ$ to $+30^\circ$ (in no-load case), $v_{2q}$ has the highest magnitude which is $\frac{2u_{dc}}{3}$, and this will keep reducing according to a cosine function, as the flux vector travels in the sector and becomes the smallest at the end of the sector, equal to $\frac{2u_{dc}}{3}$. The other vector $v_{3q}$ also produces a similar voltage but with opposite behavior. This clarifies, the closer to the start and to the end of the sector, one of these active vectors yields the highest magnitude of the voltage and hence the highest slope for increasing the torque,

**Figure 6.3:** Flux and torque change within the band
while the other vector is at its minimum. The smallest voltage produced by these vectors, either at the start or at the end of the sector can be smaller in magnitude compared to the back-EMF (specifically when the motor is operating close to rated speed), and will thus produce a reducing instead of an increasing torque slope. This is due to the fact that at the particular point the applied q-axis voltage is less than the back-EMF $\omega \psi_p$.

For motoring operation, the dotted box of the sector 1 in Fig. 6.4 will be shifted to the left by the load angle $\delta_T$, the curves themselves remain unchanged in the representation versus $[\theta_s - \delta_T]$. For generating operation, the box will be shifted towards the right.

The second step is to determine the ratios $\alpha_2, \alpha_3$ in (6.6), which can be done using the space-vector-modulation (SVM) calculus. The required fictitious reference stator-voltage vector for the SVM is calculated based on the assumption of the stator-flux vector having a constant magnitude and rotating with constant velocity. The only difference is that $\alpha_2, \alpha_3$ are not the duty ratios with respect to the full pulse period of SVM, but with respect to the time of active voltage vectors $t_{23}$. That means these values depend only on the angle or the position of this fictitious voltage vector, not on the magnitude. If the ohmic voltage drop is neglected, the voltage vector direction can be assumed to be orthogonal to the flux vector so that the result shown in Fig. 6.5 depends only on the flux angle $\theta_s$ and not on the load condition. With that insight we may rewrite (6.6) with the functional arguments as

$$u_{23q}(\theta_s, \delta_T) = \alpha_2(\theta_s)v_{2q}(\theta_s - \delta_T) + \alpha_3(\theta_s)v_{3q}(\theta_s - \delta_T)$$

$$= u_{2q}(\theta_s, \delta_T) + u_{3q}(\theta_s, \delta_T). \quad (6.9)$$

The effective q-axis voltage $u_{23q}$ and the individual contributions of active vectors $u_{2q}, u_{3q}$ are shown in Fig. 6.6 for the no-load and the rated-load case. As it can be seen, the available q-axis voltage is reduced with the increasing load torque. Using these evaluated

![Figure 6.4: Voltage components $v_{2q}$ and $v_{3q}$ versus $\theta_s - \delta_T$. (Reference value of normalization is $\frac{2u_{dc}}{3}$)](image)
6.2 Analytical analysis of DTC

Figure 6.5: Duty ratios $\alpha_2$, $\alpha_3$ vs. $\theta_s$ in sector 1

Figure 6.6: $u_{23q}$ produced by active vectors (solid line: at no-load, dashed line: at rated load)

voltages, the torque-controller switching frequency $F_T$ can be calculated as an average over sector 1.

$$F_T = \frac{1}{T_{Sector1}} \int_{Sector1} \left( \frac{1}{t_{23} + t_0} \right) dt$$

$$= \frac{1}{\pi/3} \int_{-\pi/6}^{\pi/6} \left( \frac{1}{t_{23} + t_0} \right) d\theta_s$$

(6.10)

The equations (6.5)–(6.10) which are used to evaluate $F_T$ reveal that it depends only on $\omega$, $\Delta T$ and the load, but is independent of the flux-controller band $\Delta \psi_s$. 
6.2.2.2 Evaluation of flux-controller frequency $F_\psi$

The stator voltage in stationary $\alpha/\beta$ and stator-flux $x/y$ coordinates can be written as in (6.11) (for coordinate systems please ref. to Fig. 6.2).

$$\dot{\psi}_s = u_s - i_s R_s$$
$$\dot{\psi}_{xy}^s + j \omega \psi_{xy}^s = u_{xy}^s - i_{xy}^s R_s$$

(6.11)

Decomposed in $x/y$ components:

$$\dot{\psi}_{sx} = u_{sx} - i_{sx} R_s + \omega \psi_{sy}$$
$$\dot{\psi}_{sy} = u_{sy} - i_{sy} R_s - \omega \psi_{sx}$$

(6.12)

with

$$\psi_{sx} = \psi_{sq} \sin(\delta_T) + \psi_{sd} \cos(\delta_T)$$
$$= L_s i_{sq} \sin(\delta_T) + \psi_p \cos(\delta_T)$$

$$\psi_{sy} = \psi_{sq} \cos(\delta_T) - \psi_{sd} \sin(\delta_T)$$
$$= L_s i_{sq} \cos(\delta_T) - \psi_p \sin(\delta_T) = 0$$

(6.13)

From the flux-control point of view, vector $v_2$ increases and $v_3$ reduces the flux magnitude. The voltage variation in the $x$ direction due to the active voltage vectors i.e. $v_{2x}$ and $v_{3x}$ as a function of flux position within the sector 1 can be evaluated from (6.14).

$$v_{2x}(\theta_s) = u_{dc} \frac{2}{3} \cos \left( \theta_s - \frac{\pi}{3} \right)$$
$$v_{3x}(\theta_s) = -u_{dc} \frac{2}{3} \cos \left( \theta_s + \frac{\pi}{3} \right)$$

(6.14)

Again, the duty ratios $\alpha_2$ and $\alpha_3$ of the active voltage vectors have to be considered here along with the individual active vectors given in (6.14), to evaluate the applied voltages $u_{2x}$ or $u_{3x}$, respectively. The corresponding function is given in (6.15) and graphically depicted in Fig. 6.7.

$$u_{2x}(\theta_s) = \alpha_2(\theta_s) v_{2x}(\theta_s)$$
$$u_{3x}(\theta_s) = \alpha_3(\theta_s) v_{3x}(\theta_s)$$

(6.15)

There are a few important points with regard to the flux-controller behavior which have to be kept in mind before proceeding further. Firstly, the number of switching counts over a sector is always constant for a particular load condition, even when speed changes; this can be verified with (6.12) and (6.13). If the resistive drop is neglected, then it is even independent of the loading also. Secondly, the flux control is active only while the torque is increasing and hence it is essential to consider the duty cycle of the torque-control in the evaluation of the flux-controller output frequency.
The time intervals taken to increase and decrease the flux magnitude within the band $\Delta \psi_s$ are $t_2$ and $t_3$, given as a function of $\theta_s$ in (6.16) using (6.12) and (6.13).

\[
\begin{align*}
t_2(\theta_s) &= \left[ \frac{\Delta \psi_s}{u_{2x}(\theta_s) - R_s i_{sx} \sin(\delta_T)} \right] \\
t_3(\theta_s) &= \left[ -\frac{\Delta \psi_s}{u_{3x}(\theta_s) - R_s i_{sx} \sin(\delta_T)} \right]
\end{align*}
\]  

(6.16)

The evaluation of the flux frequency is easier, compared to the torque-controller frequency, because the two vector components $u_{2x}$ and $u_{3x}$ can be regarded separately with respect to controlling the flux magnitude. Moreover, provided that the ohmic voltage drop is neglected, the two vector components are equal in magnitude with opposite sign. Hence the switching counts can be directly calculated from only one voltage vector. Therefore, the magnitude of the flux which can be produced by one of the active vectors in the whole sector is calculated and then divided by the flux band, to evaluate the switching counts. Then the frequency is evaluated by finding out the ratio of the counts and the time taken, which is a function of the operating speed $\omega$. The total amount of flux magnitude can be increased by the voltage $u_{2x}$ in sector 1 according to (6.17).

\[
\psi_{s:1} = \frac{1}{\omega} \int_{-\frac{\pi}{2}}^{\frac{\pi}{2}} [u_{2x}(\theta_s) T_M - i_{sx} R_s] \, d\theta_s
\]  

(6.17)

where $T_M$ is the duty cycle of the torque-controller output, defined as $T_M = \frac{t_{23}}{t_{23} + t_0}$ (independent of $\Delta T$), graphically shown in Fig. 6.8 as a function of normalized speed. Using the flux magnitude from (6.17), the number of switching counts $N_{s:1}$ and the flux-controller output frequency can be evaluated as,

\[
\begin{align*}
N_{s:1} &= \frac{\psi_{s:1}}{\Delta \psi_s} \\
F_{\psi} &= \frac{N_{s:1}}{\frac{\pi}{3\omega}}.
\end{align*}
\]  

(6.18)
Figure 6.8: Torque-controller duty cycle as a function of normalized motor speed (Rated speed of the motor is used as reference quantity for normalization)

Analogous to the case of $F_T$, the evaluated $F_{\psi_s}$ using (6.14)–(6.18) confirms that it is independent of the torque band $\Delta T$.

Using the above analytical consideration, the torque- and the flux-controller frequency can be computed for different operating conditions; i.e. at different speeds and load torques. In order to validate them, a detailed simulation study is carried out in Matlab-Simulink for different operating speeds. The results are then interpolated for the whole operating

Figure 6.9: Comparison of output frequency variation for the torque- and the flux-controller of the motor given in Appendix A.1 (analytical (+) and simulation (-) results)
6.2 Analytical analysis of DTC

region. For comparison, the torque- and the flux-controller frequency are plotted as a function of motor speed (normalized to rated speed of the motor) in Fig. 6.9.

The results presented are computed for different torque and flux bands; the torque bands are hereby represented as the percentage of rated torque while the flux bands as the percentage of the permanent flux for the rated load condition. The analytical results are denoted with + marker, the simulation with continuous lines. The results of Fig. 6.9 can be summarized as follows:

- The analytical and the simulation results match very well.
- The flux-controller output frequency is linearly dependent on the speed $\omega$, as the duty cycle of the torque controller increases linearly with speed as well.
- Analytical computations are cross-checked with motors of different power ratings; the results are shown in Fig. 6.10.

In order to show the variation in $F_T$ and $F_\psi$ as a function of the load torque $T_L$, the results are computed analytically for $\Delta T = 10\%$ and $\Delta \psi = 0.66\%$ values (Fig. 6.11). The torque-controller output frequency slightly increases at lower speeds and decreases at higher speeds with increasing load. As for the flux controller, the frequency increases linearly with the speed, the load on the other hand has the minor effect. Together they contribute to a variation in switching frequency $F_s$ which is actually very minute and
Figure 6.11: Controller output frequencies as load changes for the motor given in Appendix A.1

Figure 6.12: Variation of switching frequencies as function of $\Delta T$ and $\Delta \psi_s$ for the motor given in Appendix A.1
hence neglected. To conclude, the main factor for the variation in the controller output frequencies is only the motor speed.

Using the above results of the controller output frequencies, the switching frequency of the inverter can be computed using (6.1). The computed switching frequency as a function of torque- and flux-controller bands for different speeds of operation is plotted in Fig. 6.12. From this figure, one can see that more than one combination of flux and torque bands can be utilized in order to obtain a particular switching frequency. From the design point of view, the selection of the optimal combination and the optimality criteria are still open questions. A simple criterion could be based on the losses in the motor that shall be minimized applying an optimal combination of flux and torque bands for the desired switching frequency. In an easy way, the losses in the motor can be minimized by currents being sinusoidal or with very low harmonic content. Hence the total harmonic distortion (THD) in the line currents is chosen as the criterion for the selection of combination. The following procedure can be adopted to find the optimal combination: First find all valid combinations of flux- and torque-controller bands for the desired switching frequency at the current operating speed and then choose the one combination with the lowest THD.

In order to do this, a THD plot similar to the switching-frequency graph is necessary. The simplest way to evaluate the THD at different operating points is by using simulations, however it is a very time-consuming approach. To simplify the procedure an analytical approach is adopted. The clue for this approach lies in the estimation of the current ripple caused by the hysteresis controllers. The evaluation of the current components is easier in synchronously rotating reference frame, preferably in rotor-flux coordinates. This is due to the fact that, a part of the calculation has been done already in the previous section for evaluating the \( q \)-axis current. After the calculation of the ripple component in \( d/q \) currents, it is transformed into the stationary frame using coordinate transformation. To that purpose a small Matlab program is written for one sector of the flux trajectory, which

![Figure 6.13: Comparison of the simulated and analytically evaluated THDs and there difference for the motor given in Appendix A.1](image-url)
is recalled for the other remaining sectors. A flowchart of the program can be found in the Appendix A.2. The different steps used in the program to evaluate the THD are briefly explained below.

1. **Initialization:**
   - Inputs required are motor inductance and resistance, operating speed, hysteresis bands, load condition
   - Arbitrary values of actual flux and torque within the hysteresis bands have to be taken
   - The output of the controllers can be chosen arbitrarily
   - Initial flux position at $\theta_s = -30^\circ$ (start of any sector).

2. **Controller:** Simple relay logic can be used to incorporate the hysteresis controller.

3. **Estimation:** Depending on the controller output, one of the active voltage vectors is used, and correspondingly the $d$- and $q$-axis voltages are evaluated to find the corresponding current variation. The details of the equations involved in calculating these currents can be found in Appendix A.2. The required estimate of torque is calculated using (6.3), and the flux using (6.19).

   $$\psi_s = \sqrt{(\psi_p + L_s i_{sd})^2 + (L_s i_{sq})^2}$$

   (6.19)

4. **Transition to next sector and initialization:** The loop for one sector ends depending on the number of iterations, the iteration sample time and the motor operating speed. Once the sector is ended, the present values of flux, torque and controllers output are carried over for the initialization of the new sector.

5. **THD calculation:** The evaluated $d$- and $q$-axis ripple components added to the $q$-axis current corresponding to the load condition. With the help of the coordinate transformation the current in stationary coordinates is evaluated and a Fourier transform is applied to find the frequency components and the THD.

The program is capable of calculating automatically the THD for different combinations of torque- and flux-hysteresis bands. The analytically evaluated THD results match very well the results which are evaluated by simulations. A comparison of THD evaluated by simulation and computed from the program is provided in Fig. 6.13. The error is also shown in the same figure; it shows that the error is very small and negligible which proves the accuracy of the proposed analytical method.

Based on the above discussed strategy, the procedure for the selection of optimal hysteresis bands is as follows:

- Depending on the desired switching frequency and the selected operating speed of the motor, different combinations of hysteresis bands are identified from the look-up table (LUT) data in Fig. 6.12.
Figure 6.14: Selection of hysteresis bands to achieve $f_s=5 \text{ kHz}$ for the motor given in Appendix A.1

- With the selected combination of hysteresis bands, the THD is evaluated using the above program. The combination which produces the minimum THD will be chosen for the control.

The above procedure is carried out for a number of operating speeds and finally interpolated for the whole region.

For the switching frequency of interest 5 kHz the corresponding hysteresis bands as function of speed are evaluated as explained above and graphically shown in Fig. 6.14. The blue curve corresponds to the variation of the torque band (right Y-axis) and the green curve corresponds to the variation of the flux band (left Y-axis), as the speed changes (common X-axis). It is important to mention at this point that both algorithms, frequency calculation and THD calculation, are integrated and combined to evaluate the optimal band distribution over the speed directly.

**Parameter variation:** Off-line calculation of hysteresis bands can deteriorate the actual performance by using inaccurate parameters. The most important factor is the motor inductance $L_s$. It is necessary to make sure the considered parameter values are close to the actual values. The inclusion of parameter variations in the analytical calculations is not in the focus of this contribution.

### 6.3 Implementation

The same FPGA platform as in chapter 5 is used for implementing the proposed control strategy, for details refer to Appendix A.1. The block diagram of the realized structure using the System-Generator Toolbox is shown in Fig. 6.15. It mainly consists of three parts: data acquisition, controller and data monitoring. Except for the controller, all other parts are similar to Fig. 5.17 and will thus not be discussed at this point. A small
difference in data acquisition exists, the filter used here for the current measurement is much faster compared to what is used in chapter 5. It is an IIR filter of fifth order with a corner frequency at 50 kHz. The DTC core consists of the estimation and the controller blocks.

**Estimation:** The stator-flux magnitude and the torque magnitude are estimated using \((6.20)\) and \((6.21)\), respectively.

\[
\begin{align*}
\psi_{sa} &= \psi_p \cos(\epsilon) + L_s i_{sa} \\
\psi_{sb} &= \psi_p \sin(\epsilon) + L_s i_{sb} \\
\psi_s &= \sqrt{\psi_{sa}^2 + \psi_{sb}^2} \\
T &= \frac{3}{2} p \left[ \psi_{sa} i_{sa} - \psi_{sb} i_{sb} \right]
\end{align*}
\]
6.3 Implementation

where $\epsilon$ is the rotor position in stationary coordinates. For the control, the exact position of the stator-flux vector is not necessary, only the identification of the sector in which it is located is required. The sector can be found with a very simple logic using only few relational operations between the $\psi_{s\alpha}$ and the $\psi_{s\beta}$ components. E.g. if both components are greater than zero or positive, the flux can either lie in sector 2 or 1. Further if $\psi_{s\beta} > \psi_{s\alpha} \cdot \tan(30^\circ)$ is “true”, then the flux is located in sector 2; if “false”, it is located in sector 1. The same logic is applied for the different possible conditions such as when one of the components is negative and the other is positive, as well as when both components are negative. The estimation of the stator-flux components in $\alpha/\beta$ coordinates using (6.20) and the sector identification is included in the block “Estimation-1”, the flux-magnitude and the torque estimation using (6.21) in the block “Estimation-2”. The square-root function in the flux-magnitude calculation is performed with a LUT, the logic for the sector evaluation is done in a Matlab .m file and embedded into System-Generator. Implementation details of these two blocks are depicted in Fig. 6.16.

Controllers: The flux controller and the torque controller are realized with simple relay logic. These blocks are also realized with Matlab “.m” files (ref. to Fig. 6.17). The optimal hysteresis band values are provided to both controllers as inputs from the LUT, as a function of speed (ref. to Fig. 6.15). The switching table is realized with a LUT too, the final selection of the switching signals $S_a$, $S_b$ and $S_c$ is done with simple relational logic (ref. to Fig. 6.17).

Space characterization: The amount of hardware required to map the compiled logic on the FPGA is tabulated in Table 6.1. The total time taken for the execution of the logic is around 400 ns (10 clock latencies), thus negligible. The estimation needs 200 ns (5 latencies) and the controller 200 ns (5 latencies) for the computation. Considering these numbers, it is obvious that the assumption of the controller as continuous-time is reasonable. From table 6.1 it can easily be found that the space required for DTC is much more, compared to FOC (ref. to table 5.2). In fact the major space demand is not for the controller but for the $\Delta \Sigma$ filter. As mentioned above it is a fifth-order IIR-type filter, which has been implemented using the direct approach. In consequence the space
required is quite high, as already discussed in section 4.3.2. For the implementation no specific optimal approach from the space point of view has been considered. In case of DTC it is however possible to optimize the logic utilization with the help of multiplexed architecture, which has been discussed in section 3.4.2.

Table 6.1: Space characterization of implementation (LUT: look-up table, FF: Flip-Flop)

<table>
<thead>
<tr>
<th>Slices</th>
<th>LUT</th>
<th>FF</th>
<th>Block RAM</th>
<th>Multipliers</th>
</tr>
</thead>
<tbody>
<tr>
<td>9162</td>
<td>16651</td>
<td>2036</td>
<td>47</td>
<td>5</td>
</tr>
<tr>
<td>(66%)</td>
<td>(60%)</td>
<td>(7%)</td>
<td>(7%)</td>
<td></td>
</tr>
</tbody>
</table>

6.4 Experimental validation

The experiment is carried out with the evaluated optimal hysteresis bands derived in the previous section 6.2. The performance of the controller is evaluated in the whole constant-torque region. Data for THD and switching frequency are evaluated at different operating speeds and then interpolated for the complete region. The computed THD and switching frequency results are plotted in Fig. 6.18, for comparison the expected ideal analytical values are also shown.

A difference in the analytical and the experimental results for switching frequency and THD is evident from Fig. 6.18. In the complete analytical analysis, the delay and the

![Figure 6.18: Comparison of THD and switching frequency (simulation results with non-idealities in data acquisition system)](image-url)
The measurement delay effect can also be observed in Fig. 6.19, where in the top plot the flux ripple, in the bottom one the torque ripple is depicted. The ripple does not exactly stay within the bands of the desired values; this is mainly due to the delay in the measured instantaneous values of the current. This effect is considerably high in the lower speeds, when the back-EMF in the motor is very small and even small delays in the measurement system will lead to a significantly increased current ripple. As the speed increases, the effect plays a minor role. Fig. 6.21 shows the switching frequency, which in fact remains almost constant even though the load varies, that indeed validates
the analytical findings. Even though the experimental results do not match exactly the analytical investigations, they are indeed not faraway from the best-possible performance of the PWM-based controls. A more detailed comparison with the PWM-based controls will follow in the next section 6.4.1.

It is clearly visible that the differences seen here are neither due to the proposed control strategy nor to the implementation on FPGA, but to the data acquisition system. It is possible to achieve results very close to the presented analytical ones, provided the designer takes care of the following:

- Minimize the delays in the measurement of analog signals as much as possible, without compromising on the resolution at the same time.
- Avoid additional introduction of noise by improper routing.
• Use bigger voltage range for input signals of ADCs, and preferably bipolar signals.

• For control realization, use hardware logic (FPGA/ASIC) or high-speed DSP controllers to ensure minimum time delays in the control execution.

6.4.1 Comparison with PWM-based controls

**Dynamics:** We have seen from the previous chapter that the PWM-based controls realized quasi-continuously can enhance the dynamic performance quite considerably. The DTC which is considered the best for highly dynamic drives shall be considered for the discussions. In Fig. 6.22, flux and torque response for a torque step input are shown; the operating conditions are the same as in Fig. 5.24 (FOC) and 5.41 (ISC). Among these control schemes, DTC performs marginally better as expected. The transient timings in Fig. 5.24 for FOC and 5.41 for ISC may vary around the observed values, depending on the instant of the transient and the carrier signal position. This is applicable to DTC as well, but small timing variations depend on the instant of transient and the location of the flux in the sector. With regard to the flux/d-axis current control performance, in case of FOC or ISC control, even when the output voltage is not saturated there exists a transient in the flux/d-axis current. In case of DTC no such transient can be seen in the flux, which is solely due to the negligible feedback delay. Fig. 6.23, shows the flux and the torque during the transient for another operating point as used in Fig. 5.25 and 5.42. In case of FOC and ISC, the controller voltages were saturated. Even though DTC performs better here as well, the other two control methods are not that far behind. When it comes to the flux regulation, both PWM methods perform worse compared to DTC, due to the output saturation and the halted integrators in the PI controllers.

![Figure 6.22: Large-signal torque step command (0.5 pu) at zero speed](image-url)
Current distortion: As learned from the chapter 5, the THD of FOC and ISC match very close, therefore here only the results from FOC are used for the comparison. In order to make a relevant comparison between the PWM controls (FOC or ISC) and DTC regarding THD, the switching frequency should be same for both. As the DTC mean switching frequency is more around 4 kHz, hence for FOC the THD is calculated for two switching-frequencies (4 and 5 kHz) as shown in Fig. 6.24. The comparison in Fig. 6.24 indeed reveals that though experimental results for the DTC do not match exactly the analytical calculations (due to measurement delays), they are not far away from the best-possible FOC performance. For one particular operating speed, the evaluated spectra of line current are shown in Fig. 6.25. It shows that with FOC the main components appear at 8 kHz (=2f_s), while for DTC with the chosen hysteresis bands (Fig. 6.14) it is close to it, but it has higher low-order spectral portions in comparison.
6.5 Summary

With a special focus on an analytical and off-line approach, the design of DTC is introduced. The strategy to select the optimum hysteresis bands to produce constant switching frequency is presented with in-depth theoretical background. The proposed hysteresis bands are incorporated in the control and verified with simulations and experimental studies. Although the analytical and experimental results match well, there is still some scope for improving the performance of the control with few careful design clues on the inverter hardware side, specifically on the data-acquisition system. The important issues related to them are also outlined. If these issues can be neglected, it is possible to achieve results very close to the analytically evaluated ones. This proves that DTC is not a second-rate control compared to FOC with regards to switching frequency and THD. The performance comparison with PWM-based controls is also presented. From the comparison results it can be seen that a quasi-continuous approach in fact reduces the gap between hysteresis- and PWM-based controls. Even though the gap is narrow, hysteresis control sets the records for dynamic performance, while PWM control for low distortion in motor currents and for silent operation.

A FPGA platform is used to realize the control and to ensure computational dead-times close to zero, hence allowing continuous-time approximation. With this fundamental assumption, in general analysis becomes simpler.

In this contribution the motor operation in the constant-torque region is considered. The approach can be extended to the field-weakening region as well. The proposed control
strategy can be extended to any three-phase machine in general. E.g. it can be utilized in case of induction machines wherein the analysis of the motor appears to be similar to PMSM, provided the rotor flux is constant. The assumption of rotor flux being constant is valid, because the time constant of the rotor flux is comparatively higher than that of the stator. For steady-state operating conditions, with the stator-flux varying within the small hysteresis band, really no considerable changes in the rotor flux show up.
7 Dynamically Reconfigurable Control Structures

The application of a FPGA in a control platform for the data acquisition and the control realization has been explored in the previous chapters 4 and 5, respectively. This chapter will discuss the utilization of FPGA for realizing a reconfigurable control of AC drives. The concept of dynamic reconfiguration is commonly known in Fault-Tolerant Control (FTC) systems. In this chapter, the general idea of FTC is highlighted and proposed so that it can be extended to achieve the optimal performance from a plant in its whole operating region. Today, many industrial standard drives provide more than one control scheme for their drive control. Customer may choose between, e.g., flux-oriented control (FOC) and constant voltage-to-frequency ratio control (v/f). However, dynamic (on-the fly) changeover between these control schemes is usually not available as a feature, although it may be essential e.g. in cases of handling different operating modes optimally or as a fallback strategy in case of faults. To be precise, the dynamic changeover of control is in practice for specific purpose in traction drives since decades [JK1990].

The emphasis of this chapter is to present the generalized concept, implementation and experimental validation of dynamic reconfiguration between well-known control schemes for an induction machine. The idea is not only to show the switchover between the different control schemes, but also to utilize field programmable gate array (FPGA) as the basis for controller implementation. FPGAs capable of inherent parallel execution make it easy to implement a dynamically reconfigurable control structure on a single control platform.

7.1 Introduction

With the term “reconfigurable control” people start thinking about FTC [RP1997]. It is because most of the research contributions to the FTC system utilize a reconfigurable control as an integral part of the system [BP1997] [DT2008] [MR2002]. A FTC system is defined as an intelligent system capable of reconfiguring its nominal control or dynamically changing the control law to accommodate to a faulty condition [SF2001]. “Reconfiguration” referred here is dynamic or online in nature; hence such a system can also be termed as “dynamically reconfigurable system”.

For a particular plant or process, there may be several competitive control schemes which show their strengths in different operating regions. A strategy to extract the best performance out of a plant is to adopt the best control law depending on the operating point or the operating condition. To achieve this, the system must have the capability to perform dynamic reconfiguration between the control schemes. Hence, the above definition for
the reconfigurable control is more specific to a FTC system. Keeping the achievement of optimal performance of a system as well in mind, the generalized definition for a dynamically reconfigurable control can be given as “a control system which has one or more than one independent control schemes and has the capability to modify within the nominal control or changeover to other control online or dynamically” [MB2010] [MB2007]. Such a generalized structure is shown in Fig. 7.1. In this the supervisory level is not only responsible for the fault diagnosis, but indeed also responsible to ensure the optimal control performance. It does not only take the inputs from the plant and the controller but also accepts interventions from the external user or an upper-level control system. Such an user intervention can occur due to changing optimization goals during run-time.

A general concept to cope with changing optimization goals has been developed within the Collaborative Research Center “Self-Optimizing Concepts and Structures in Mechanical Engineering” funded by the Deutsche Forschungsgemeinschaft [SFB614]. A key element of such a self-optimizing structure is called Operator Controller Module (OCM) [HO2004] [BS2006], which is organized in different levels to cope with hard and weak real-time requirements. On a cognitive or a supervisory level the system analysis, diagnosis, optimization tasks and decisions on control reconfiguration are employed, while the control tasks with hard real-time constraints are located on the controller level as shown in Fig. 7.1. The focus of this chapter is on the application of these general concepts of self-optimization to the field of drive control, particularly to the dynamic changeover between the control schemes for AC drives. Fault-diagnosis and fault-accommodation will not be in the focus of this contribution.

A standard induction motor drive from the manufacturer comes mostly with v/f and FOC control ([FB1972] [GL1980] [LE2001], most of the manufacturers) or Direct Torque Control (DTC [TN1986] [DE1988] [ABB-01] [ABB-02]). These controls are implemented on a microcontroller or a DSP. While FOC and DTC are well-known high-performance drive controls, v/f control is commonly employed as low-performance drive control, often seen in simple applications like pumps and fans, and also used as an intermediate step or backup during the commissioning phase. Though many drive controllers provide several variants of controls as menu, a changeover on-the-fly of controls is not available as a

---

**Figure 7.1:** Generalized block diagram of dynamically reconfigurable control
standard feature. The general case of a dynamically reconfigurable control structure with the well-known control schemes for AC motor drives (v/f, FOC and DTC) is shown in Fig. 7.2.

The motivation for the dynamic reconfiguration between these controls is given as below:

1. Optimal performance in different operating modes:
   
   (a) High torque dynamics may be required during acceleration, hence DTC is suitable; later during steady state, FOC should be applied for reasons of harmonics of current and torque.
   
   (b) During flux weakening, DTC (and ISC) shows better voltage utilization, where FOC is more complicated.
   
   (c) To ensure sensorless start-up or to ensure smooth operation at low speeds: The operation of a speed-sensorless induction-motor control close to zero speed is always a problem, unless it has a highly sophisticated flux and speed estimator. However, in many cases the requirements during start-up are low. Thus, the motor can be started with open-loop v/f control and when it reaches a reasonable speed, the control can be changed over to a simple sensorless control (either based on DTC, ISC or FOC).
   
   (d) As mentioned above, standard drives from the manufacturer mostly come with v/f control and FOC/DTC, wherein v/f control is mostly used during the commissioning of drive. The usual practice is to halt the system running with v/f control (after finishing the commissioning steps) and then changeover to FOC, ISC or DTC. The dynamically reconfigurable feature will enable to have the

![Figure 7.2](image.png)

**Figure 7.2:** General case of a dynamically reconfigurable control structure for an induction machine (red: DTC, black: FOC and blue: v/f control blocks)
dynamic switch-over of controls under such conditions. This adds an advanced feature to the drive, while yielding greater flexibility to the user.

2. Fallback strategy in cases of faults and failures (supervisory system): High-performance drives which are used as highly reliable systems in application fields such as power plants are never allowed to halt unless planned. Failures due to a sensor or the closed-loop control would shutdown the system. Under such a scenario, the proposed reconfigurable system with an open-loop v/f control could be used as a fallback strategy to continue operation with a reduced performance. In this particular case v/f control acts as the “supervisory control”.

Among the control schemes used in the general case of reconfigurable structures (Fig. 7.2), FOC is the most complicated and uses the most resources. Hence, it is used as the base platform and over that the other schemes are superimposed, to make it better understandable. Only v/f control falls out from these schemes because of its simple open-loop structure. The block “Control selection” seen in Fig. 7.2 does not only switch the control schemes, but also initializes the controllers with appropriate values. The “Control selection” is triggered by the supervisory system; the cause for the trigger could be due to the operating point of the plant or from an external user or the upper-level control input. The easier way to present this general case is by dividing the task into the following sections based on the control schemes used:

1. Reconfiguration between high-performance control schemes.

2. Reconfiguration between a low- and a high-performance control scheme.

The first part of the chapter considers the dynamic reconfiguration of two high-performance controls. In this, one can have the wider option to choose two among many variants of control schemes. Combination may be just within the variants of FOC (e.g. stator-flux-oriented control, rotor-flux-oriented control etc.) or within the variants of DTC (e.g. hysteresis DTC, ISC etc.) or it could be a variant of a FOC and a DTC. For demonstration rotor-flux-oriented control and ISC (Indirect Stator-quantity Control) are selected. For instance, ISC is also commonly known as PWM-DTC or SVM-DTC (Space-Vector Modulated DTC). Rotor-flux-oriented control utilizes the rotor-flux-orientation to implement standard PI current controllers to regulate the rotor-flux amplitude and the torque of the motor. In case of ISC, the torque is controlled by the angle between stator- and rotor-flux, and stator-flux magnitude is regulated with the feed-forward voltage terms.

These control schemes together form very challenging combination, because FOC regulates the rotor flux while DTC the stator flux. Hence, there is always a disturbance on the flux whenever a changeover of control takes place. This is due to a difference in the magnitude of these flux values.

The second part of the chapter considers the dynamic reconfiguration of a low-performance and a high-performance control scheme. The best choice for a low-performance control
scheme is open-loop v/f control. The other control scheme can be chosen among the long list of high-performance controls. Keeping one of the motivations in mind, the operation of induction machine close to zero-speed, a simple sensorless scheme based on FOC is chosen as the high-performance control. The required estimation of the flux vector and the motor speed to incorporate sensorless FOC is done with the help of a voltage- or stator-model-based flux observer [HB1973], which is also known as inherently sensorless observer [JH2006].

7.2 Dynamic reconfiguration between high-performance control schemes

The rotor-flux-oriented control and the ISC for an induction-motor drive are the selected control schemes to demonstrate the reconfiguration between two high-performance controls. To simplify explanation, in this whole section the rotor-flux-oriented control is abbreviated as FOC. It utilizes the rotor-flux-orientation to implement the current controller, while in ISC there is no specific current controller based on a feed-forward-type of control. To incorporate the feedback signals for these controls, it is essential to know the magnitude and position of the stator-flux and the rotor-flux vector. To estimate them, a closed-loop full-order observer with the stator-flux and the rotor-flux vector as state variables is utilized. This part of the chapter is organized as follows: The basic arrangement of the control schemes is explained with the help of a block diagram in section 7.2.1, the implementation details and space characterization on FPGA and the dynamic reconfigurable feature are given in section 7.2.2 and detailed experimental results are presented in section 7.2.3.

7.2.1 Basic arrangement

The individual block diagrams of FOC and ISC are shown in Fig. 7.3(a) and 7.3(b), respectively. To incorporate FOC it is essential to evaluate the position of the rotor-flux vector in stator coordinates and its magnitude. For ISC the estimate of the stator-flux vector is required. In case of an induction machine the estimation of a single flux vector or both the stator-flux and the rotor-flux vector does not make much difference, other than few more additional simple arithmetic operations. There are many options to choose the flux observer [MB2007] to estimate these vectors. In this particular application a full-order Luenberger-type observer with the stator- and the rotor-flux vector as the state variables is chosen. This acts as a common observer for both the controls, as it can be seen in Fig. 7.3.

Motor modeling and observer:

The complex representation of the different reference frames of an induction motor is shown in Fig. 7.4. The voltage equations of an induction machine in stator coordinates
Figure 7.3: Block schematic of FOC and ISC for induction motor drive

Figure 7.4: Complex representation of various reference frames of induction machine
\((\alpha/\beta): \text{Stator coordinates, } \alpha_r/\beta_r: \text{Rotor coordinates, } d/q: \text{Rotor-flux coordinates,} \ x/y: \text{Stator-flux coordinates}\)
can be written as,

\[
\begin{align*}
\dot{\psi}_s(t) &= -R_s\dot{\lambda}_s(t) + \psi_s(t) \quad (7.1) \\
\dot{\psi}_r(t) &= -R_r\dot{\lambda}_r(t) + j\omega_{rs}\psi_r(t) \quad (7.2)
\end{align*}
\]

where \(\omega_{rs}\) is the motor electrical speed. If the motor inductances are considered as constant, then the flux linkages can be defined in terms of currents (for the T-equivalent induction machine model; leakage inductances on either side [LE2001]),

\[
\begin{align*}
\dot{\psi}_s(t) &= L_s\dot{\lambda}_s(t) + M\dot{\lambda}_r(t) \quad (7.3) \\
\dot{\psi}_r(t) &= M\dot{\lambda}_r(t) + L_r\dot{\lambda}_r(t) \quad (7.4)
\end{align*}
\]

where \(L_s\) and \(L_r\) are the stator and the rotor self-inductances, respectively, and \(M\) the mutual inductance. Using (7.3) and (7.4) in (7.1) and (7.2), the motor model can be represented as a state-space model with \(\dot{\psi}_s(t), \dot{\psi}_r(t)\) as the state vectors and \(\dot{\lambda}_s(t)\) as the output vector as in (7.5) and (7.6), respectively:

\[
\begin{align*}
\begin{bmatrix}
\dot{\psi}_s(t) \\
\dot{\psi}_r(t)
\end{bmatrix} &=
\begin{bmatrix}
-R_s\sigma_{L_s} & \frac{R_sM}{\sigma_{L_s}L_r} \\
\frac{R_rM}{\sigma_{L_r}L_s} & -\frac{R_r}{\sigma_{L_r}} + j\omega_{rs}
\end{bmatrix}
\begin{bmatrix}
\psi_s(t) \\
\psi_r(t)
\end{bmatrix} +
\begin{bmatrix}
1 \\
0
\end{bmatrix}
\psi(t) \\
\psi_r(t)
\end{bmatrix} +
\begin{bmatrix}
1 \\
0
\end{bmatrix}
\begin{bmatrix}
\dot{\psi}_s(t) \\
\dot{\psi}_r(t)
\end{bmatrix} = \begin{bmatrix}
\dot{\psi}_s(t) \\
\dot{\psi}_r(t)
\end{bmatrix} + \begin{bmatrix}
\frac{R_r}{\sigma_{L_r}} \dot{\psi}_s(t) \\
\frac{R_rM}{\sigma_{L_r}L_s} \dot{\psi}_r(t)
\end{bmatrix} + \begin{bmatrix}
1 \\
0
\end{bmatrix}
\begin{bmatrix}
\dot{\psi}_s(t) \\
\dot{\psi}_r(t)
\end{bmatrix} \begin{bmatrix}
K_1 \\
K_2
\end{bmatrix}
\begin{bmatrix}
\dot{\lambda}_s(t) - \dot{\lambda}_s(t)
\end{bmatrix} \quad (7.5)
\end{align*}
\]

Equations (7.5) and (7.6) give the full-order state-space model of an induction motor, and the same model is used to implement the Luenberger-type full-order observer. An error in the measurement of the motor parameters results in an error in the observer state vectors and further in the output vector \(\dot{\lambda}_s(t)\) (where \(\dot{x}\) denotes the estimate of variable \(x\)). The resulting error can be reduced to a large extent by using the current error \(\dot{\lambda}_s(t) - \dot{\lambda}_s(t)\) as a feedback signal with the suitable gains \((K_1,K_2)\) [WZ1984], where \(\dot{\lambda}_s(t)\) is the measured current. The gain values are chosen such that the closed-loop Eigenvalues of the observer give the adequate dynamic response, which will be faster compared to the plant to ensure that the output error decays rapidly. The detailed analysis and the characterization of the observer is not within the scope of this chapter; for further detailed study refer to [WZ1984] [VS1988]. The formulation of the continuous-time state observer with the current-error feedback is given in (7.7)

\[
\begin{align*}
\begin{bmatrix}
\dot{\psi}_s(t) \\
\dot{\psi}_r(t)
\end{bmatrix} &=
\begin{bmatrix}
-R_s\sigma_{L_s} & \frac{R_sM}{\sigma_{L_s}L_r} \\
\frac{R_rM}{\sigma_{L_r}L_s} & -\frac{R_r}{\sigma_{L_r}} + j\omega_{rs}
\end{bmatrix}
\begin{bmatrix}
\psi_s(t) \\
\psi_r(t)
\end{bmatrix} +
\begin{bmatrix}
1 \\
0
\end{bmatrix}
\psi(t)
\begin{bmatrix}
K_1 \\
K_2
\end{bmatrix}
\begin{bmatrix}
\dot{\lambda}_s(t) - \dot{\lambda}_s(t)
\end{bmatrix}
\end{align*}
\]

A simple rectangular integration method (1st-order forward Euler) is used to implement (7.7) on the FPGA. The evaluated state variables from (7.7) are further used to find rotor-flux position, magnitude and \(d/q\)-axis currents for FOC.

\[
\begin{align*}
\hat{\theta}_r &= tan^{-1}\left[\frac{\hat{\psi}_{r\beta}}{\hat{\psi}_{ra}}\right] \quad (7.8) \\
\hat{\psi}_r &= \sqrt{\hat{\psi}_{ra}^2 + \hat{\psi}_{r\beta}^2} \quad (7.9)
\end{align*}
\]
\[ \hat{i}_{sd} = i_{sa} \cos(\hat{\theta}_r) + i_{sb} \sin(\hat{\theta}_r) \]
\[ \hat{i}_{sq} = -i_{sa} \sin(\hat{\theta}_r) + i_{sb} \cos(\hat{\theta}_r) \]  
(7.10)

The additional torque estimate essential for ISC is evaluated using one of the following two equations,
\[ \hat{T} = \frac{3}{2} p \left[ \hat{\psi}_{sa} i_{sb} - \hat{\psi}_{sb} i_{sa} \right] \]
\[ = \frac{3}{2} p \left[ \frac{(1 - \sigma)}{M} \hat{\psi}_r \hat{i}_{sq} \right] \]  
(7.11)

where \( p \) is the number of pole pairs of the motor.

**Control schemes:**

In chapter 5, the detailed control principles of FOC and ISC have been covered for the PMSM, hence here we will go through in brief for the induction machine.

**FOC:** It is a decoupled controller, where torque and flux magnitude are controlled independently with the help of flux orientation. Based on this principle, in rotor-flux-oriented control the torque and rotor-flux magnitude are regulated by controlling the stator-current vector in regard to the rotor-flux axis accordingly. The current component aligned with the flux axis is called the \( d \)-axis current \( i_{sd} \) and the quadrature component the \( q \)-axis current \( i_{sq} \). The current component \( i_{sd} \) controls the magnitude of rotor-flux and \( i_{sq} \) controls the torque. To regulate these currents, PI controllers are used as shown in Fig. 7.3(a). Controllers are designed using the Magnitude Optimum method with the assumption of compensating the feed-forward terms \( V_{ff} \) exactly in the control loop. \( V_{ff} \) refers to the cross-coupling via \( L_s \) and the back-EMF in the \( d/q \)-axis voltage expressions, highlighted by curly brackets in (7.12).

\[ u_{sd} = R_s \hat{i}_{sd} + \sigma L_s \hat{i}_{sd} - \sigma L_s \hat{\omega}_r \hat{i}_{sq} + (1 - \sigma) \frac{L_s}{M} \hat{\psi}_r \]
\[ u_{sq} = R_s \hat{i}_{sq} + \sigma L_s \hat{i}_{sq} + \sigma L_s \hat{\omega}_r \hat{i}_{sd} + (1 - \sigma) \frac{L_s}{M} \hat{\psi}_r \hat{\omega}_r \]  
(7.12)

where \( \hat{\omega}_r \) is the angular velocity of the rotor flux in stator coordinates. In principle, it is possible to incorporate the control without compensating the \( V_{ff} \) terms, however better dynamics will result if these terms are compensated.

**ISC:** Unlike FOC with the stator current as the inner control objective, the original DTC [TN1986] or DSC [DE1988] governs the torque by means of controlling the angle between the stator flux and the rotor flux vectors. The idea of this torque control is retained in ISC with the feed-forward type of flux control. In contrast to original DTC, ISC yields a constant switching-frequency. The torque equation given in (7.11) can be extended to represent it in terms of stator flux and rotor flux as in (7.13).
\[ \hat{T} = \frac{3}{2} p \frac{M}{\sigma L_s L_r} \hat{\psi}_r \hat{\psi}_s \sin(\delta_T) \]  
(7.13)
where $\delta_T$ is called the torque angle, i.e. the angle between the stator and the rotor flux vectors, which is shown in Fig. 7.4. Depending on the torque-controller output (i.e. $\delta^*_T$ shown in Fig. 7.3(b)) the flux-reference value for the motor can be evaluated as,

$$\tilde{\psi}_s^* = \psi_s^* e^{j\theta_s^*} \quad (7.14)$$

where $\theta_s^* = \hat{\theta}_r + \delta^*_T$. Then, with the help of polar-to-cartesian transformation, the $\alpha, \beta$ components of the stator-flux reference values can be evaluated directly from (7.14), and correspondingly the required voltage-vector reference components are,

$$u_{s\alpha}^* = \frac{\psi_{s\alpha}^* - \hat{\psi}_{s\alpha}}{T_s} + i_{s\alpha} R_s$$

$$u_{s\beta}^* = \frac{\psi_{s\beta}^* - \hat{\psi}_{s\beta}}{T_s} + i_{s\beta} R_s \quad (7.15)$$

where $T_s$ is the sample period. The controller design procedures for FOC and ISC have been already discussed in chapter 5, hence will not be covered here again.

**Dynamically reconfigurable control structure:** It is possible to merge the above discussed control schemes with some of the controller modules in common (like speed and torque PI controller) and the common observer. From Fig. 7.3(a) and 7.3(b), FOC looks more complex and requires a higher number of modules compared to ISC. Hence, while merging these two controls to form a multiple control structure, FOC is used as the base platform and over that ISC is superimposed. In the process an attempt is made to utilize the maximum possible common resources. Such a structure is shown in Fig. 7.5, where the blue-colored modules and lines are the only structure added to FOC to incorporate ISC. In the structure, the switch-over between these control schemes is done with the help of “Control selection” (represented in green line). The task of this signal is to initiate the process of changeover; the trigger instant of the signal is arbitrary. Initialization and parameter adaptation for the controllers is done within their structures; details will follow in the implementation section.

### 7.2.2 Implementation

The proposed reconfigurable structure shown in Fig. 7.5 is implemented on a Xilinx Vertex-2P-XC2VP20 FPGA, which is the same platform that was utilized in the previous chapters. To develop the logic, the Xilinx System-Generator tool on the Matlab-Simulink platform is used. The implementation details for the observer and the controls are shown in Fig. 7.6 and 7.7, respectively. The block schematics are shown instead of screen shots of Simulink files, because they are more suited to understand the complex multiple control structure. The bit-width and the binary position of most of variables and the needed resources are given in these figures. E.g. in Fig. 7.6 the voltage vector $\mathbf{u}_s$ is represented in the format of $[16.14]$, same as Q16.14: Fixed-point representation with bit-width of 16 and binary point after the 14th bit. With this binary representation it is possible to represent a value scale up to $\pm 2$ pu as this avoids the overflow in most cases. The
per-unit (pu) is the value, normalized with the respective rated quantities. In order to ensure a high-precision integration in the observer (Fig. 7.6), a 32-bit-wide accumulator is used. All the used variables and constants (motor parameters) in this module are of 16-bit width.

The integrated implementation of FOC and ISC schemes is shown in Fig. 7.7. It is similar to Fig. 7.5, wherein the additional components which are essential to incorporate ISC into FOC are represented with the blue color. Most of the variables here also have a bit-wide of 16, only few exceptions of constants in the controller have a smaller bit-wide of 10–12. The integrator used in the PI controller is also equipped with a 32-bit-wide accumulator. The resources which are required for the complete implementation on the FPGA are summarized in Table 7.1. It is important to mention that the space characterization shown is not optimized for resource utilization.
7.2 Dynamic reconfiguration between high-performance control schemes

The main focus of this chapter is to demonstrate the reconfiguration between the controls. Therefore the instant of trigger of changeover is considered arbitrary. Proper handling of idle and active controllers at the instant of switching will ensure a smooth transition between the controls, even under worst-possible operating conditions. It is assumed that at the instant of changeover the system is operating in steady-state condition, i.e. \( \dot{i} = 0, \dot{T} = 0 \). It is valid because the time for changeover is very small. The detailed procedure adopted during the control changeover is explained as follows:

**Case 1: Changeover from ISC to FOC**

Before the instant of switching to FOC, the flux controller and the \( d \)-axis-current controllers are idling, and the torque controller (\( q \)-axis-current controller) is used by ISC for

---

**Figure 7.7:** Controller implementation

**Table 7.1:** Space characterization on FPGA (LUT: Look-Up-Table, FF: Flip-Flop)

<table>
<thead>
<tr>
<th>Structure</th>
<th>Details</th>
<th>LUT</th>
<th>FF</th>
<th>Embedded Multipliers</th>
<th>Slices</th>
<th>Clock Latency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Observer</td>
<td></td>
<td>2513</td>
<td>982</td>
<td>11</td>
<td>1846</td>
<td>15</td>
</tr>
<tr>
<td>Control</td>
<td>Current controller</td>
<td>1133</td>
<td>274</td>
<td>8</td>
<td>605</td>
<td>6</td>
</tr>
<tr>
<td></td>
<td>Coordinate transfer</td>
<td>240</td>
<td>124</td>
<td>4</td>
<td>128</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td>PWM</td>
<td>973</td>
<td>102</td>
<td>0</td>
<td>517</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Voltage vector generation</td>
<td>1192</td>
<td>254</td>
<td>2</td>
<td>736</td>
<td>8</td>
</tr>
</tbody>
</table>

7.2.2.1 Dynamic reconfiguration
generating the reference torque angle $\delta^*_T$. Following adaptations are made to the controllers to ensure smooth transition:

The $d$- and $q$-axis controller: Two things are adopted at the instant of switching; firstly the integrators of the respective PI controllers are reset to zero, and secondly the initial value of the reference-voltage vector is generated by the steady-state voltage equation i.e. $\mathbf{u}^*_s \approx j\hat{\omega}_r \left[ \sigma L_s \hat{\omega}_r + (1 - \sigma) \frac{L_s}{M} \hat{\psi}_r \right]$. The existing small steady error after the changeover is compensated by the integrator of the controller which comes into action.

Rotor-flux controller: Just before the changeover to FOC, the control regulates the stator-flux, hence it is possible that the actual rotor-flux magnitude differs from the reference value $\psi^*_r$. The difference mainly depends on the load condition. Here, two options are proposed to handle the situation:

1. Reset the integrator of the controller and start with the initial output value equal to $i^*_{sd} = \left[ \frac{\psi^*_r - \hat{\psi}_r}{M} \right]$.
   - This gives a reasonable dynamics to regulate the rotor flux.
   - Sudden negative $d$-axis-current reference will introduce a disturbance in the motor line currents for a considerable time; higher current distortion during this time may not be acceptable for some applications.

2. At the instant of changeover, change the rotor-flux reference to the actual value of the rotor flux, i.e. $\psi^*_r = \hat{\psi}_r$, then slowly reduce the reference value to its original value.
   - This will ensure the minimum transient in the motor currents after the changeover.
   - The rotor-flux dynamics is decided by the rate at which the reference flux is reduced.

Case 2: Changeover from FOC to ISC
In case of ISC, the flux is regulated by means of feed-forward terms, i.e. it has no specific flux regulator, which implies no storage element. Hence, care has to be taken only for the torque controller, which is serving as the $q$-axis-current controller (for FOC) just before it is being switched over. A smooth transition is ensured by resetting the integrator of the torque PI controller to the initial value $\delta^*_T_{init}$, which corresponds to the actual torque of the motor at that instant. The implementation detail is shown in Fig. 7.8.

Stability during changeover:
Both FOC and ISC are well-known stable control systems, when they are considered independently. The same is expected during the transient of changeover as well. Immediately after the switching, the reference and the actual value may differ, but only a finite control error will result. In succession, the activated control scheme will reduce this initial control error. As a result transients may occur, however such transients will not result in any loss of stability of globally stable systems.
7.2 Dynamic reconfiguration between high-performance control schemes

7.2.3 Experimental validation

The experimental test bench consists of an induction motor and a permanent-magnet synchronous motor (PMSM) setup, same as used in the previous investigations. The difference exists in the purpose of these machines; here the PMSM is used as the load machine and the induction machine as the specimen (test object). The load machine can be programmed either in the speed- or the torque-controlled mode. The arrangement of the test bench and the details of the motors are outlined in the Appendix A.1.

Robustness and smoothness of changeover can be observed by monitoring the motor torque, the flux and the line currents. To be more specific, the torque and the stator-flux value during the changeover demonstrate the robustness of the controllers, and the motor currents yield the information whether the transients are well within the allowed range during the changeover. This can be tested in two different ways: 1) Operate the setup at constant torque by the load machine and control the speed by the specimen and 2) Operate the setup at constant speed by the load machine and control the torque from the specimen. The torque and flux behavior of the specimen cannot be identified properly when it is running in the speed-controlled mode. Hence, the second option is more suitable to do thorough observations of the controllers.

The instant of changeover of the control is arbitrary (no explicit supervisory system is considered); it can appear at any instant in the whole operating region of the motor. Therefore the dynamic reconfiguration is demonstrated at various speeds and load torques. Figs. 7.9, 7.10 and 7.11 correspond to the measurements at 0 pu, 0.5 pu and 1 pu of speed respectively. At every speed it is tested for two different load conditions: One at rated torque (1 pu=1.7 Nm) and the other at two times the rated torque (2 pu=3.4 Nm). All the figures are similar in structure, made up of four parts viz, left top: Changeover from ISC to FOC at rated torque, right top: Changeover from FOC to ISC at rated torque, left bottom: Changeover from ISC to FOC at double the rated torque, right bottom: Changeover from FOC to ISC at double the rated torque.

**Changeover from ISC to FOC:** In all the Figs. 7.9, 7.10 and 7.11, the left top and bottom plot show the response of the torque, the stator flux and the three line currents
of the motor before, at and after the instant of changeover from ISC to FOC. Monitoring the stator flux makes it possible to observe the transients more significant compared to observing the rotor flux, due to the faster dynamics. The torque is maintained constant even at the instant of changeover, but there is a transient to be seen in the flux and the motor line currents. The explanation for this behavior is as follows: Before switching to FOC, ISC regulates the stator flux and the torque. At the instant of changeover the actual rotor flux is greater than the reference rotor flux, hence the controller immediately takes action and applies a negative $d$-axis current to reduce the flux value. It is possible to make these flux values very close to each other for only one particular operating point (load torque). This is because the stator flux is a vector summation of the rotor flux and the leakage part is depending on the motor current. Another thing to be observed is the magnitude of the stator-flux dip during the transient for 2 pu torque, it is actually smaller compared to 1 pu load torque. This implies that the difference in actual and reference rotor flux is less during the changeover for 2 pu load torque.

Changeover from FOC to ISC: In this case there is a disturbance in the flux and the line currents of the motor at the instant of changeover (see Figs. 7.9–7.11) too. The
7.2 Dynamic reconfiguration between high-performance control schemes

The transients associated with both changeovers appears to be smooth and acceptable in most applications. However, there are few exceptional applications which may not be acceptable due to a long-period disturbance in the line currents and therefore higher distortion and interference issue; specifically pointing to the changeover from ISC to FOC. To solve this issue one can use the strategy proposed in section 7.2.2.1, which does the adaptation of the rotor-flux reference value to ensure a smooth transition. The responses corresponding to this strategy are shown in Fig. 7.12. In the figure it is clearly visible that there is no transient seen in the stator flux as well as in the line currents during the changeover.
Figure 7.11: Torque, stator-flux and line currents ($i_{abc}$) of motor during changeover at “1 pu” speed (black dashed bold line represents the instant of switching)

Figure 7.12: Torque, stator-flux and line currents ($i_{abc}$) of motor during changeover at "0" speed with 1 pu torque (black dashed bold line represents the instant of switching)
7.3 Dynamic reconfiguration between a low-performance and a high-performance control scheme

The open-loop v/f control and a simple sensorless FOC are the selected control schemes to demonstrate the concept of dynamic reconfiguration between a low-performance and a high-performance control scheme. V/f control is the most popular control scheme for low-performance induction motor drives in the industry. Similarly the sensorless FOC scheme based on the voltage or the stator model for the flux observation is also very well addressed. The stator- or the voltage-model-based observer is used to incorporate the flux orientation as well as the speed-sensorless operation. The voltage-based observer is inherently sensorless and very simple in terms of implementation. The observer works very satisfactorily in the whole operating region except at and around zero speed.

7.3.1 Basic arrangement

In this section, individual control schemes are explained with the help of block diagrams, followed by theoretical details of the implementation of the reconfigurable system and the aspect of handling the transient of switching with stability issues.

**Sensorless FOC:** The arrangement of the FOC scheme is very well known; the block diagram representation is shown in Fig. 7.13, which is not very different from Fig. 7.3(a). The detailed explanation for the control part of FOC is not necessary, as it has already been outlined in the previous section. To incorporate the speed-sensorless operation, it is essential to have the direct flux-orientation (DFOC) for the control, which requires a flux observer. Many flux observers have been proposed for sensorless operation [JH2006]. Among all, the voltage-model-based observer which is inherently speed-sensorless is the simplest one. This was the first flux estimator to be utilized in the early 1970s [HB1973] to incorporate the observer-based DFOC.

![Figure 7.13: Simple sensorless FOC scheme](image-url)
The stator-flux vector estimation is a simple integration of the voltage vector,

$$\hat{\psi}_s = \int (\hat{u}_s - R_s \hat{i}_s) \, dt \quad (7.16)$$

where the stator-voltage vector $\hat{u}_s$ is not a measured value; instead it is estimated with the help of the DC-bus voltage and the switching signals, as given in (7.17).

$$\hat{u}_{sa} = \frac{u_{dc}}{3} [2S_a - S_b - S_c]$$
$$\hat{u}_{sb} = \frac{u_{dc}}{3} [2S_b - S_c - S_a]$$
$$\hat{u}_{sc} = \frac{u_{dc}}{3} [2S_c - S_a - S_b] \quad (7.17)$$

where $S_a, S_b, S_c$ are the switching signals (1 or 0) and $u_{dc}$ is the DC-bus voltage of the inverter.

With the assumption of constant motor inductances, the rotor-flux vector is calculated as in 7.18 with the help of 7.16, 7.3 and 7.4.

$$\hat{\psi}_r(t) = \frac{L_r}{M} \hat{\psi}_s(t) + \sigma \frac{L_s L_r}{M} \hat{i}_{sq}(t) \quad (7.18)$$

The rotor-flux vector estimated from (7.18) is used further to calculate the angle $\hat{\theta}_r(t)$ and the magnitude $\hat{\psi}_r$ using (7.8) and (7.9), respectively. The rate of change of this rotor-flux angle gives the synchronous rotor-flux speed (7.19); it is self-explanatory for the digital difference. Subtracting the slip speed $\omega_2$ from this will yield the actual rotor speed $\hat{\omega}_{rs}$.

$$\dot{\hat{\theta}}_r = \frac{\sin \hat{\theta}_r(k) \cos \hat{\theta}_r(k-1) - \cos \hat{\theta}_r(k) \sin \hat{\theta}_r(k-1)}{T_s}$$
$$\hat{\omega}_{rs} = \dot{\hat{\theta}}_r - \dot{\omega}_2 = \dot{\hat{\theta}}_r - \frac{M \dot{i}_{sq}}{\hat{\psi}_r \tau r} \quad (7.19)$$

where $k$ is the index of the iteration and $T_s$ is the iteration sample period.

This simple flux observer suffers badly from the offset of current measurement and PWM errors, hence an erroneous estimation especially at low speeds, where the temperature dependent resistive drop dominates over the back-EMF. Even with a very small offset in the measured current, the integrator saturates. In order to overcome the offset/saturation problem, a low-pass filter (LPF) for the flux estimation is utilized as shown in Fig. 7.14. It avoids the estimator windup, but restricts the low-speed operation to be above the cut-off frequency of the LPF [RG1982]. However, this model works very well at higher speeds and in the flux-weakening region.

\(^1\)For high accuracy and low minimum frequency of operation, a correction of inverter error will be necessary
7.3.2 Dynamically reconfigurable control structure

Fig. 7.16 shows the reconfigurable structure of open-loop v/f control and sensorless FOC. Specifically, the Fig 7.16(a) and 7.16(b) correspond to the reconfigurable structure for the changeover from v/f to FOC and from FOC to v/f control, respectively. In these figures, the block modules within the blue-colored box represents the v/f control components added to the sensorless FOC. Different colors and backgrounds are used to differentiate the control schemes and the observer.

Changeover from v/f control to FOC: It was pointed out in the motivation that the changeover is essential for a simple sensorless schemes, to ensure better performance around zero speed or during start-up operation. Therefore it is recommended to start the motor from standstill with v/f control and when the motor reaches a certain speed above the corner frequency of the flux observer, to initiate the dynamic changeover of control to sensorless FOC. The dynamics in the start-up with v/f control is poor, but indeed it is capable of producing full torque even at very low speeds. The flux observer is started along with the start of v/f control, but the speed, the flux and the current controllers of FOC are still in the halted condition. The strategy to make a smooth changeover depends on the way the idle controllers are handled. After the instant of changeover trigger, the initial values for the current-controller outputs (d- and q-axis voltage references) are computed from the motor steady-state voltage equation given in (7.12), and enable the integrator of the controllers to act on the error, whose starting value is zero. Immediately after the changeover, there is a small difference in the actual and the reference value of the controller which is handled by the integrator which is coming into action. The changeover to FOC cannot be claimed as a steady-state transition, definitely it is a transient, but the transient disappears rapidly and does not create any stability issues due to the global stability of FOC.

Changeover from FOC to v/f control: The dynamic reconfiguration from FOC to v/f control is essential to use v/f control as a fallback strategy in case of faults and
failures. The changeover transient for this case is more critical compared to the previous case, because v/f control cannot handle sudden transients due to its low-performance nature. This case of changeover is definitely a sudden transient from the control point of view. An appropriate strategy has to be employed to make sure that v/f control regards the transition as a steady-state operation, otherwise the over-current trip in the inverter may possibly occur. There are many ways to handle this transient situation, here one simple method to achieve a smooth changeover is proposed and tested. Before switching to v/f control from FOC, an approximate information for the position of the \( \mathbf{u}^* \) vector
is calculated, based on the rotor-flux position \((\sin(\theta_r), \cos(\theta_r))\) i.e. the voltage-vector is assumed to be leading the rotor-flux vector by \(90^\circ\). With the changeover trigger signal, \(v/f\) control will take this approximated start position for the reference voltage vector \(v_s^*\) and the magnitude and the frequency are calculated from the speed reference value. After the changeover to \(v/f\) control, especially under load conditions, there is a difference between the actual and the reference value of the speed. The difference depends on the slip speed or the load torque of the motor. This is known and to be expected with open-loop \(v/f\) control.

### 7.3.3 Implementation

The FPGA device used to implement the reconfigurable structure of \(v/f\) control and sensorless FOC is the same as used in section 7.2.2. Table 7.2 gives brief details of space requirement for the different modules. Again here it is important to mention that the space characterization shown in Table 7.2 is not yet optimized for resource utilization.

### 7.3.4 Experimental validation

The test bench used for the experiment is the same as used in the previous section 7.2.3, details can be found in Appendix A.1. The experiment is carried out to validate the test procedure proposed in section 7.3.2. The event of changeover given in the test procedure is actually speed-dependent, as both the controls regulate the speed. Hence, unlike in the previous cases, the specimen machine is made to operate here in the speed-controlled mode, the load machine in the torque-controlled mode. The initial start-up of motor is with open-loop \(v/f\) control, then load is applied with the help of the load machine; as the motor accelerates and reaches close to 35% of the rated speed, the control is changedover to sensorless FOC, to present the dynamic reconfiguration from \(v/f\) control to FOC. The changeover speed of 35% is chosen arbitrarily in this case; it is indeed not preferred to switch before the speed reaches 10% of the rated value, because the low-pass type integrator to estimate the stator-flux has a corner frequency of 5 Hz. After the changeover, FOC is operating in speed-controlled mode with 0.9 pu of commanded speed. After six seconds running with FOC, the control is again switched back to open-loop

<table>
<thead>
<tr>
<th>Structure</th>
<th>LUT</th>
<th>FF</th>
<th>Embedded Multipliers</th>
<th>Slices</th>
</tr>
</thead>
<tbody>
<tr>
<td>FOC Observer</td>
<td>2997</td>
<td>1480</td>
<td>12</td>
<td>1753</td>
</tr>
<tr>
<td>Controller</td>
<td>1623</td>
<td>905</td>
<td>7</td>
<td>1117</td>
</tr>
<tr>
<td>(v/f) Control</td>
<td>867</td>
<td>254</td>
<td>5</td>
<td>485</td>
</tr>
<tr>
<td>PWM</td>
<td>640</td>
<td>90</td>
<td>0</td>
<td>369</td>
</tr>
<tr>
<td>Switching logic</td>
<td>955</td>
<td>289</td>
<td>4</td>
<td>563</td>
</tr>
</tbody>
</table>
v/f control with the same speed command; to present the dynamic reconfiguration of control from FOC to v/f control. The procedure is executed for no load, 0.6 pu and 1 pu load torque and the corresponding responses are shown in Figs. 7.17, 7.18 and 7.19, respectively. All the figures on the left-hand side show the motor speed (right Y-axis in black) and the load torque (left Y-axis in blue). On the right-hand side there are two subplots showing one of the motor line currents during the instant of changeover.

From the Figs. 7.17, 7.18 and 7.19 it is visible that the responses during both changes seem to be satisfactory. The specific observations made during the changeover are presented below:

**Changeover from v/f control to FOC:** For a certain span of time after the changeover trigger (till the speed reaches the referred value), there is an increase in the magnitude of motor current. It is due to FOC coming into action and making the motor to reach the referred speed with higher acceleration by producing maximum allowed torque by the $q$-axis current controller.

**Changeover from FOC to v/f control:** One can observe the transient in the motor current at the instant of changeover which is almost the same under all load conditions. This transient in current for a small span of time after the changeover occurs due to the small error in estimating the start position of the voltage vector and/or due to the frequency and magnitude difference of the voltage reference by the outgoing and the incoming control. A more important aspect is that the transient situation is handled by v/f control without loosing stability.

At the changeover from v/f control to FOC, the high-performance nature and the global stability of FOC ensures that it can handle the worst-possible situations. But for the changeover from FOC to v/f control, one should ensure as much as possible that the situation of changeover resembles steady-state condition. This is because v/f control is not capable to handle fast transients.

![Figure 7.17](image-url)  
**Figure 7.17:** Changeover from v/f control to FOC to v/f control: Shaft speed, load torque and current transients during no-load torque control.
7.4 Summary

A detailed motivation for the novel concept “dynamically reconfigurable structure” is defined. The general case of reconfigurable control based on popular control schemes is outlined. The general case is demonstrated by considering two sets of control combinations i.e. the reconfiguration between two high-performance controls and between a high- and a low-performance control. These individual set of controls are dealt in-detail with an induction-motor drive, which can be extended in general to any three-phase motor drive. For the realization of these control structures, a control platform based on the Xilinx Virtex-2P FPGA is utilized; details for the space characterization and the implementation are given.
To validate the proposed concept, elaborate experiments have been carried out on a test bench under different load conditions. The presented results show satisfactory operation of the system in most of the worst operating conditions.

Controller-design based on FPGAs is getting more popular in industry and it is expected to be employed in production lines in the very near future. From the course of investigations it is found that the dynamic changeover between the controls is very essential and it is a appealing to offer this as an optional feature with standard drives from the manufacturer. Looking into the future, dynamic reconfiguration will be gaining importance in the drive market.
8 Conclusions

This thesis deals with the application of generic FPGAs in electrical drive control. It starts with finding areas in the drive control platform where the generic component capabilities can be exploited. The main emphasis is laid on making the drive controller more simple, robust and highly dynamic. The specific topics addressed in this thesis are:

- Application of Delta-Sigma ADCs for analog signal measurement.
- Design of well-known motor-control algorithms using a quasi-continuous approach.
- Reconfigurable structures for optimal performance and fault-tolerant control.

In all these topics the analysis and design is mostly based on a detailed analytical approach, followed by an experimental validation.

Implementing the control algorithms on a FPGA is still at a primitive level. There is no fixed methodology for the algorithm development on these devices because of their generic nature. Therefore design engineers have greater flexibility to develop strategies for implementation. Chapter 3 presents and demonstrates that the multiplexed architecture can solve the issue of optimal usage of the limited resources on a FPGA. For the demonstration a current controller is considered and its detailed implementation and comparison are given.

An efficient data conversion using 1-bit Delta-Sigma modulators in the drive control is presented in chapter 4. The motive behind is to make data acquisition more robust, simple and superior. CIC-type and IIR-type filters are explored for the attenuation of quantization noise of the modulator output. In the course of investigations to meet the requirements with the CIC filter, it is demonstrated that only simple and fast compensation techniques are viable. An efficient method based on the cascaded approach to overcome the poor space utilization of the direct form of IIR realization is described. The experimental comparison of time and frequency responses, noise power (SNR) and resolution (ENOB) for both topologies concludes that the cascaded-type IIR filter performs better in all these areas and is more efficient in terms of space and Slice utilization.

A novel quasi-continuous control based on FPGA realization is presented in chapter 5. The analytical design procedure for the well-known FOC and ISC controls described separately. The following important improvements in general for both the controls have been achieved:

- The quasi-continuous approach demonstrates that the torque-controller bandwidth can be improved considerably compared to the sampled controller; a range of 3:1 is feasible. This is achieved without increasing the switching frequency of the inverter.
The small delays in the current measurement in the range of a few microseconds are unavoidable due to practical constraints. The investigations clearly demonstrate that for quasi-continuous PWM controllers these delays have negligible effect, and further they can even be exploited to enhance the controller dynamics.

- The current distortion produced by the highly dynamic quasi-continuous control is always within the best possible range of regular-sampled control.

In chapter 6, an approach is outlined to find adaptive hysteresis bands for DTC to ensure a constant average switching frequency of the inverter throughout the operating region. The selected combination of bands will ensure lowest THD in the motor line currents and hence is defined as optimal. The presented procedure is completely offline and analytical. With a FPGA being used for implementation, it is possible to approximate the control as a continuous-time system. This simplifies the analytical calculations. The experimental results match close the analytical values, but still there exists room for improvement. In order to address the improvements, detailed suggestions are given for the data acquisition system. As in this particular contribution only the constant-torque region of the PMSM is considered, it will be valuable to continue the work for the field-weakening region. It is also desirable to extend the work by generalizing the approach for any three-phase machine.

The performance comparison of quasi-continuous PWM control and DTC shows that the dynamic performance of DTC is still the best, while PWM controls set the benchmark for THD performance. The same holds true for sampled controls, but with quasi-continuous approach the gap between their performances is very narrow. There is very little margin to discriminate them based on the performance.

In chapter 7, a detailed motivation for a “dynamically reconfigurable structure” is defined. The general case of reconfigurable control based on the popular motor control schemes is outlined. This general case is demonstrated by considering two sets of control combinations, i.e. the reconfiguration between two high-performance controls and between a high- and a low-performance control. These individual set of controls are dealt in-detail with an induction motor; but this can be extended in general to any three-phase motor drive. To validate the proposed concept, elaborate experiments have been carried out under different load conditions. The results show the satisfactory operation under extreme operating conditions. In this chapter the focus is not on the fault identification and isolation. It is worthwhile to investigate these issues with the quasi-continuous approach, because timing issues are very critical with FTC systems.

The investigations presented in this thesis prove the potential capabilities of FPGAs in the field of electrical drives. As a trend, the controller design based on FPGAs is becoming more and more popular in industries, and FPGA controllers are expected to be employed in the production lines in the very near future.
Bibliography


S. Norsworthy and D. Rich: Idle channel tones and dithering in delta sigma modulators. 95th convention of the audio engineering society, pre-print 3711, October 1993


[RL1994] S. Rangan and B. Leung: Quantization noise spectrum of double-loop sigma-
delta converter with sinusoidal input. IEEE transactions on circuits and sys-

sium on fault detection supervision and safety for technical processes (IFAC
SAFEPROCESS), 1997, pp. 1033–1054

[RT1999] T. Riesgo, Y. Torroja and E. De la Torre: Design methodologies based on
hardware description languages. IEEE transactions on industrial electronics,
vol. 46, February 1999, pp. 3–12

[SFB614] SFB614: Collaborative research center 614, Self-optimizing concepts and

tion motor drives with automatic controller reconfiguration. IEEE IEMDC
conference, 2001, pp. 156–162


[TN1986] I. Takahashi and T. Noguchi: A new quick-response and high-efficiency con-
trol strategy of an induction motor. IEEE transactions on industry applica-

ine im ständer-flußbezogenen Koordinatensystem. EtzArchiv-6, 1989, pp. 11–16

[UM2007] U. Meyer-Baese: Digital signal processing with field programmable gate ar-

machines. IEEE transactions on industrial electronics, vol. 35, February 1998,
pp. 85–94

July 1948, pp. 446–472


eines Beobachters mit geringer Parameterempfindlichkeit. Dissertation, Uni-
versity of Erlangen, 1984

[YC2004] K.S. Yeung and S.C. Chan: The design and multiplier-less realization of soft-
ware radio receivers with reduced system delay. IEEE transactions on circuits
A Appendix

A.1 Test-bench arrangement

The test setup consists of an induction machine and a permanent-magnet synchronous machine (PMSM); for specific applications, each one can act as the specimen machine or as the load machine. The machine setup can be programmed to operate in all four quadrants. Along with four-quadrant operation, the load machine can be controlled in constant-torque or constant-speed modes as well, depending on the test profiles for the specimen machine. The arrangement of the whole test bench is shown in Fig. A.1. The converters used to drive these motors have a common DC bus, which allows easy circulation of the power.

![Experimental test bench](image)

**Figure A.1:** Experimental test bench

A.1.1 Motors

Both motors shown in Fig. A.1 are standard-off-the-shelf servo motors. The PMSM is a typical new-age high-power-density compact motor with concentrated stator windings,
while the induction machine has standard distributed windings. Details of motor ratings and parameters are given in table A.1. The PMSM has an optical encoder (ECN1313 from Heidenhain) for position measurement with inbuilt interface circuit. The output signal has 13-bit resolution, represented in Gray code. The data is acquired by the FPGA with a simple serial synchronous interface (SSI) protocol. The induction machine has a resolver TS2620N21E11 from Tamagawa. The Analog Devices AD2S1200 resolver-to-digital converter is used in-between before sending the position information to the FPGA. The converted digital signal has 12 bit of resolution.

Table A.1: Motor ratings and parameters

<table>
<thead>
<tr>
<th>Details</th>
<th>PMSM (LSH-097-1-30-320/T1,G5)</th>
<th>Induction machine (ASM-12-10R23-000)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage</td>
<td>190 V</td>
<td>190 V</td>
</tr>
<tr>
<td>Current</td>
<td>5 A</td>
<td>3.2 A</td>
</tr>
<tr>
<td>Frequency</td>
<td>250 Hz</td>
<td>104.4 Hz</td>
</tr>
<tr>
<td>Torque $T$</td>
<td>3.2 Nm</td>
<td>1.7 Nm</td>
</tr>
<tr>
<td>Speed $n$</td>
<td>3000 min$^{-1}$</td>
<td>3000 min$^{-1}$</td>
</tr>
<tr>
<td>Power $P$</td>
<td>1 kW</td>
<td>0.6 kW</td>
</tr>
<tr>
<td>Stator resistance $R_s$</td>
<td>0.62 $\Omega$</td>
<td>1.75 $\Omega$</td>
</tr>
<tr>
<td>Rotor resistance $R_r$</td>
<td>-</td>
<td>1.56 $\Omega$</td>
</tr>
<tr>
<td>Stator inductance $L_s$</td>
<td>5.3 $\cdot 10^{-3}$ $\text{H}$</td>
<td>76.2 $\cdot 10^{-3}$ $\text{H}$</td>
</tr>
<tr>
<td>Rotor inductance $L_r$</td>
<td>-</td>
<td>76.2 $\cdot 10^{-3}$ $\text{H}$</td>
</tr>
<tr>
<td>Mutual inductance $M$</td>
<td>-</td>
<td>72 $\cdot 10^{-3}$ $\text{H}$</td>
</tr>
<tr>
<td>Back EMF constant $k_e$</td>
<td>0.0625 $\text{Vs}^{-1}$</td>
<td>-</td>
</tr>
<tr>
<td>Number of pole pairs $p$</td>
<td>5</td>
<td>2</td>
</tr>
</tbody>
</table>

A.1.2 Converters and controllers

The converters used for the specimen and the load machine are different, as can be seen in Fig. A.1. Depending on the test requirements, appropriate converters are connected to the motors. Table A.2 give a short overview of the converters and controllers used for the specimen and the load. The controller for the load machine is integrated into the CDD3000 converter. The GUI-based application is used to generate the control profiles in terms of speed and torque references. The converter is connected to the hostPC using a RS232 serial interface. The specimen motor controller is RAPTOR2000. It is a modular FPGA-based rapid-prototyping system of the RAPTOR family, it integrates

Table A.2: Details of converters and controllers

<table>
<thead>
<tr>
<th>Converter</th>
<th>Specimen machine</th>
<th>Load machine</th>
</tr>
</thead>
<tbody>
<tr>
<td>ServoOne</td>
<td>(LTi DRiVES)</td>
<td>CDD3000 (LTi DRiVES)</td>
</tr>
<tr>
<td>FPGA-based RAPTOR2000</td>
<td>GUI-based CDD Controller</td>
<td></td>
</tr>
</tbody>
</table>
all key components to realize the circuit and system design with very high complexity. It allows to install as many as six modular FPGA boards on this platform; the Vertex II Pro XC2VP20 and XC2VP30 modules are used for most implementations. RAPTOR supports the acceleration of computationally intensive applications as well as the partial dynamic reconfiguration, further details on this modular system can be found at http://www.raptor2000.de/en/sct/extern/raptor2000/.

A.2 Estimation of THD in DTC

To evaluate the THD of the motor line currents analytically, it is necessary at first to find the instantaneous current ripple. The current vector can be represented as components in different coordinates as in (A.1).

$$\begin{align*}
\vec{i}_{sx} &= i_{sx} + j i_{sy} \\
\vec{i}_{sd} &= i_{sd} + j i_{sq}
\end{align*}$$

(A.1)

where $x/y$ and $d/q$ correspond to stator-flux and rotor-flux coordinates, respectively. In steady-state operation the individual current components are evaluated for one particular sector. That will be enough to evaluate the THD, because the trajectory is simply the repetition for the other sectors. To evaluate the ripple current in the vector components in (A.1), either of these coordinates can be used. However, as the procedure used in chapter 6 is using $d/q$ coordinates for the evaluation of the torque-controller and the flux-controller frequency, the same is used here as well.

Let us consider sector 1 in Fig. 6.2, wherein $v_2$ and $v_3$ are the used active vectors. In order to calculate the instantaneous values of the current components it is essential to know the applied voltages in the respective directions. (A.2) gives the applied $d$- and $q$-axis voltages due to the active vectors $v_2$ and $v_3$ and the zero vector.

$$\begin{align*}
&u_{q(v_2)} = \frac{2u_{dc}}{3} \cos(\theta_s - \delta_T + \frac{\pi}{6}) \\
&u_{q(v_3)} = \frac{2u_{dc}}{3} \cos(\theta_s - \delta_T - \frac{\pi}{6}) \\
&u_{d(v_2)} = \frac{2u_{dc}}{3} \sin(\theta_s - \delta_T + \frac{\pi}{6}) \\
&u_{d(v_3)} = \frac{2u_{dc}}{3} \sin(\theta_s - \delta_T - \frac{\pi}{6}) \\
&u_d(v_0/v_7) = u_q(v_0/v_7) = 0
\end{align*}$$

(A.2)

With the help of the $d$- and $q$-axis voltages evaluated in (A.2), the respective instantaneous current components can be evaluated as in (A.3).

$$\begin{align*}
i_{sd} &= \frac{1}{L_s} \int \left[ u_d(v_2,v_3,v_0,v_7) - R_s i_{sd} + \omega L_s i_{sq} \right] dt \\
i_{sq} &= \frac{1}{L_s} \int \left[ u_q(v_2,v_3,v_0,v_7) - R_s i_{sq} - \omega(L_s i_{sd} + \psi_p) \right] dt
\end{align*}$$

(A.3)
For a particular known steady-state operating condition, both (A.2) and (A.3) are only functions of \( \theta_s \). Using an iterative program the required voltage values as a function of \( \theta_s \) can be evaluated. The program should include the controllers in the loop to find out the instant of the particular active vector used. The iteration sample should be chosen as small as possible, to make sure that the current approaches continuity. The detailed procedure is already explained in chapter 6, the corresponding flow-chart details are shown in Fig. A.2.

![Flowchart for the THD calculation in DTC](image-url)

**Figure A.2:** Flowchart for the THD calculation in DTC